Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Chip mounted on chip
Reexamination Certificate
2000-03-23
2003-03-25
Williams, Alexander O. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Chip mounted on chip
C257S276000, C257S686000, C257S685000, C257S723000, C257S758000, C257S700000, C257S701000, C257S328000, C257S347000, C257S773000, C257S775000, C257S774000, C257S211000, C257S206000
Reexamination Certificate
active
06538330
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention concerns fabrication methods and structures for integrated circuits, particularly methods for making silicon-on-insulator structures.
Integrated circuits, the key components in thousands of electronic and computer products, are interconnected networks of electrical components fabricated on a common foundation, or substrate. Fabricators typically use various techniques, such as layering, doping, masking, and etching, to build thousands and even millions of microscopic resistors, transistors, and other electrical components on a silicon substrate, typically a round slice of silicon called a wafer. The components are then wired, or interconnected, together to define a specific electric circuit, such as a computer processor or memory.
The evolution of integrated circuits has been driven by three principal objectives: reducing size, lowering power consumption, and increasing operating speed. Silicon-on-insulator (SOI) technology - - - an emerging technology which entails building silicon devices, such as transistors, on an insulative substrate rather than on a silicon substrate as done typically - - - dramatically advances all three objectives. First, silicon-on-insulator technology provides superior electrical isolation between adjacent components, which, in turn, allows closer component spacing and integrated-circuit size reductions. Second, silicon-on-insulator technology reduces integrated-circuit capacitance, the primary obstacle to faster operating speeds. And third, it enables use of lower operating voltages, which significantly reduces power consumption.
Unfortunately, conventional methods for implementing silicon-on-insulator technology waste costly silicon, and therefore have been commercially viable in only a few high-priced applications. For instance, one conventional method forms an insulative layer on the top surface of a silicon wafer and bonds the entire surface of another silicon wafer onto the insulative layer, essentially sandwiching the insulative layer between the two silicon wafers. This method then wastefully grinds down one of the silicon wafers to a thin silicon layer, yielding one silicon-on-insulator structure at the cost of two silicon wafers.
A similar method, dubbed “smart cut” by its proponents, is a bit more cost effective. The smart-cut method sandwiches an insulative layer between two silicon wafers, but rather than grinding down one of the wafers, it in effect slices off a thick portion of one wafer, leaving a thin slice of silicon covering the entire insulative layer and saving the thick portion for use in another silicon-insulator-silicon sandwich. Thus, the smart-cut method is emerging as a substitute to the bond-and-grind method.
However, the smart-cut method suffers from at least three shortcomings. First, slicing the silicon wafer entails implanting hydrogen ions into the silicon, some of which remain in the bonded silicon after the slicing procedure, and introduce defects into transistors later formed in the silicon. Second, the smart-cut method indiscriminantly bonds a continuous silicon layer to the entire insulative surface, not only to regions where transistors are desired but also to regions where they aren't. The continuity of the silicon layer forces it to buckle and crack during subsequent processing because the insulation and silicon expand and contract at very different rates in response to temperature changes. Third, the continuity also allows silicon between and around intended transistors to form unintended, or parasitic, devices, for example parasitic diodes and transistors, which compromise isolation, performance, and reliability of the intended transistors.
Accordingly, there is a need for more effective methods of making silicon-on-insulator structures.
SUMMARY OF THE INVENTION
To address these and other needs, the inventor devised a smart-bond technique that allows repeated use of a silicon or more generally a semiconductive wafer to produce hundreds, potentially thousands, of semiconductor-on-insulator structures. Moreover, the smart-bond technique intelligently applies semiconductive material only where semiconductor devices are desired, not only saving semiconductive material, but precluding formation of parasitic devices which would otherwise compromise isolation, performance, and reliability.
More particularly, the smart-bond technique entails bonding or fusing selected first and second regions of a semiconductive substrate to an insulative substrate and then separating the two substrates to leave semiconductive protrusions or islands on the insulative substrate. To reuse the semiconductive substrate, one repeats the bonding and separation to form-semiconductive protrusions on another insulative substrate. The semiconductive protrusions can be made into transistors which are interconnected to form integrated circuits which are not only smaller, faster, and more efficient but also less costly than conventional integrated circuits with silicon-on-insulator technology.
Other embodiments apply the selective bonding and substrate separation steps two or more times to make an integrated circuit having two or more circuit levels, in other words, a “three-dimensional” integrated circuit. More particularly, this entails bonding selective regions of a semiconductive substrate to a first insulative substrate to form a first set of semiconductive protrusions, which are then made into a first set of interconnected transistors to form a first circuit level. The bonding and separation are then repeated using the same semiconductive substrate to form a second set of semiconductive protrusions on a second insulative substrate positioned over the first set of interconnected transistors. Transistors are formed from the second set of protrusions and subsequently interconnected to complete a second circuit level. Thus, the present invention also offers an efficient method of making three-dimensional integrated circuits with the performance advantages of silicon-on-insulator technology.
REFERENCES:
patent: 3407479 (1968-10-01), Fordemwalt et al.
patent: 3457123 (1969-07-01), Van Pul
patent: 3471754 (1969-10-01), Hoshi et al.
patent: 3689357 (1972-09-01), Jordan
patent: 4051354 (1977-09-01), Choate
patent: 4292093 (1981-09-01), Ownby et al.
patent: 4305640 (1981-12-01), Cullis et al.
patent: 4561932 (1985-12-01), Gris et al.
patent: 4580331 (1986-04-01), Soclof
patent: 4604162 (1986-08-01), Sobczak
patent: 4625391 (1986-12-01), Sasaki
patent: 4663831 (1987-05-01), Birrittella et al.
patent: 4673962 (1987-06-01), Chatterjee et al.
patent: 4685198 (1987-08-01), Kawakita et al.
patent: 4755481 (1988-07-01), Faraone
patent: 4761768 (1988-08-01), Turner et al.
patent: 4763183 (1988-08-01), Ng et al.
patent: 4766569 (1988-08-01), Turner et al.
patent: 4845048 (1989-07-01), Tamaki et al.
patent: 4894801 (1990-01-01), Saito et al.
patent: 4920396 (1990-04-01), Shinohara et al.
patent: 4948937 (1990-08-01), Blank et al.
patent: 4962879 (1990-10-01), Goesele et al.
patent: 4987089 (1991-01-01), Roberts
patent: 5001526 (1991-03-01), Gotou
patent: 5017504 (1991-05-01), Nishimura et al.
patent: 5021355 (1991-06-01), Dhong et al.
patent: 5028977 (1991-07-01), Kenneth et al.
patent: 5097291 (1992-03-01), Suzuki
patent: 5102817 (1992-04-01), Chatterjee et al.
patent: 5110752 (1992-05-01), Lu
patent: 5122856 (1992-06-01), Komiya
patent: 5156987 (1992-10-01), Sandhu et al.
patent: 5177028 (1993-01-01), Manning
patent: 5202278 (1993-04-01), Mathews et al.
patent: 5208657 (1993-05-01), Chatterjee et al.
patent: 5223081 (1993-06-01), Doan
patent: 5234535 (1993-08-01), Beyer et al.
patent: 5266514 (1993-11-01), Tuan et al.
patent: 5320880 (1994-06-01), Sandhu et al.
patent: 5324980 (1994-06-01), Kusunoki
patent: 5327380 (1994-07-01), Kersh, III et al.
patent: 5376575 (1994-12-01), Kim et al.
patent: 5391911 (1995-02-01), Beyer et al.
patent: 5392245 (1995-02-01), Manning
patent: 5393704 (1995-02-01), Huang et al.
patent: 5396093 (1995-03-01), Lu
patent: 5410169 (1995-04-01), Yamamoto et al.
patent: 541428
Schwegman Lundberg Woessner & Kluth P.A.
Williams Alexander O.
LandOfFree
Multilevel semiconductor-on-insulator structures and circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multilevel semiconductor-on-insulator structures and circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multilevel semiconductor-on-insulator structures and circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3057630