Multilevel logic field programmable device

Details Multilevel logic field programmable device Multilevel logic field programmable device

1999-06-30

2000-11-21

Nguyen, Tan T.

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

326 52, 712 43, G06F 738

Patent

active

061508365

ABSTRACT:
A method and apparatus for providing a programmable logic datapath that may be used in a field programmable device. According to one aspect of the invention, a programmable logic datapath is provided that includes a plurality of logic elements to perform various (Boolean) logic operations. The programmable logic datapath further includes circuitry to selectively route and select operand bits between the plurality of logic elements (operand bits is used hereinafter to refer to input bits, logic operation result bits, etc., that may be generated within the logic datapath). In one embodiment, by providing control bits concurrently with operand bits to routing and selection (e.g., multiplexing) circuitry, the programmable logic datapath of the invention can provide dynamic programmability to perform a number of logic operations on inputs of various lengths on a cycle-by-cycle basis.

REFERENCES:
patent: 3980992 (1976-09-01), Levy et al.
patent: 4558411 (1985-12-01), Faber et al.
patent: 4791602 (1988-12-01), Resnick
patent: 4791603 (1988-12-01), Henry
patent: 4821183 (1989-04-01), Hauris
patent: 4823286 (1989-04-01), Lumelsky et al.
patent: 4992680 (1991-02-01), Benedetti et al.
patent: 5055712 (1991-10-01), Hawley et al.
patent: 5175862 (1992-12-01), Phelps et al.
patent: 5185706 (1993-02-01), Agrawal et al.
patent: 5220213 (1993-06-01), Chan et al.
patent: 5231588 (1993-07-01), Agrawal et al.
patent: 5250859 (1993-10-01), Kaplinsky
patent: 5321845 (1994-06-01), Sawase et al.
patent: 5619668 (1997-04-01), Zaidi
patent: 5670900 (1997-09-01), Worrell
International Search Report, Int'l Appln PCT/US98/11889, mailed Oct. 23, 1998, 5 pgs.
C.S. Wallace, "A Suggestion for a Fast Multiplier," IEEE Transaction son Electronic Computers, Feb. 1964, pp. 14-17.
Charles R. Baugh and Bruce A. Wooley, "A Two's Complement Parallel Array Multiplication Algorithm," IEEE Transactions on Computers, vol. C-22, No. 12, Dec. 1973, pp. 1045-1047.
Earl E. Swartzlander, Jr. "Merged Arithmetic," IEEE Transactions on Computers, vol. C-5, No. 10, Oct. 1980, pp. 946-950.
Michael Bolotski, Andre DeHon, and Thomas F. Knight, Jr., Transit Note #95 Unifying FPGAs and SIMD Arrays, MIT Transit Project, Sep. 1993, 14 pps.
Debabrata Ghosh, et al., "Architectural Synthesis of Performance-Driven Multipliers with accumulator Interleaving," 30th ACM/IEEE Design Automation Conference, (1993) pp. 303-307.
Andre DeHon, Transit Note #118 Notes on Coupling Processors with Reconfigurable Logic, MIT, pp. 1-40.
Andre DeHon, Reconfigurable Architectures for General-Purpose Computing, 258 pps.
PCT Written Opinion, Int'l Appln PCT/US98/11889, mailed Jun. 01, 1999, 6 pps.

Affiliated with

Also associated with

Rating

Multilevel logic field programmable device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multilevel logic field programmable device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multilevel logic field programmable device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1261054