Multilayer circuit structure build up method

Radiation imagery chemistry: process – composition – or product th – Imaging affecting physical property of radiation sensitive... – Making electrical device

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C430S314000, C430S316000, C430S330000

Reexamination Certificate

active

06428942

ABSTRACT:

TECHNICAL FIELD OF THE INVENTION
Embodiments of the invention relate to methods for forming multilayer circuit structures.
BACKGROUND OF THE INVENTION
Multilayer circuit structures can be used to electrically communicate two or more electrical devices such as two or more computer chips. Multilayer circuit structures typically contain multiple conductive layers separated by one or more dielectric layers. Via structures disposed in apertures in the dielectric layers provide conductive paths so that electrical signals can pass from one conductive layer to another conductive layer. Multiple via structures in successive dielectric layers can be used to form a conductive path from an inner region to an outer region of a multilayer circuit structure.
The via structures in successive dielectric layers can be staggered in a multilayer circuit structure. For example, as shown in
FIG. 1
, a plurality of staggered via structures
11
are in electrical communication with each other. The staggered conductive path formed by the via structures
11
can provide communication between a core structure
12
and an outer surface of the multilayer circuit structure
10
. Each of the via structures
11
shown in
FIG. 1
is in the form of a conductive coating on an aperture wall in a dielectric layer. Unfortunately, staggering the via structures can consume valuable area in a multilayer circuit structure and can increase the signal run length. This can decrease the density of the circuitry in a multilayer circuit structure. Moreover, the metal coating of via structures of the type shown in
FIG. 1
is thin. Open circuits can form if the coating is not thick enough or is not uniform.
It would be desirable to provide a method for efficiently producing a reliable high-density multilayer circuit structure in a cost effective manner.
SUMMARY OF THE INVENTION
Embodiments of the invention are directed to methods for forming multilayer circuit structures, particularly high density multilayer circuit structures, having stacked via structures. The via structures are preferably stacked conductive posts.
One embodiment of the invention can be directed to a method for forming a multilayer circuit structure. The method comprises: forming a first plurality of conductive posts on first and second sides of a circuitized core structure, each conductive post having an end proximate to the core structure and an end distal to the core structure; depositing a first dielectric layer on the first side of the core structure; depositing a second dielectric layer on the second side of the core structure; removing dielectric layer material from the distal ends of the first plurality of conductive posts; and forming a second plurality of conductive posts on the distal ends of the first plurality of conductive posts.
Another embodiment is directed a method comprising: forming a first plurality of conductive posts on a side of a circuitized core structure, each conductive post having an end proximate to the core structure and an end distal to the core structure; laminating a dielectric layer on the core structure; depositing a protective layer on the dielectric layer; removing dielectric layer material from the distal ends of the first plurality of conductive posts through the protective layer; and forming a second plurality of conductive posts on the distal ends of the first plurality of conductive posts.
These and other embodiments of the invention can be described with reference to the Figures and the Detailed Description.


REFERENCES:
patent: 3791858 (1974-02-01), McPherson et al.
patent: 3976524 (1976-08-01), Feng
patent: 4181755 (1980-01-01), Liu et al.
patent: 4614021 (1986-09-01), Hulseweh
patent: 4908940 (1990-03-01), Amano et al.
patent: 4915983 (1990-04-01), Lake et al.
patent: 4921777 (1990-05-01), Fraenkel et al.
patent: 4980034 (1990-12-01), Volfson et al.
patent: 5063175 (1991-11-01), Broadbent
patent: 5071518 (1991-12-01), Pan
patent: 5091289 (1992-02-01), Cronin et al.
patent: 5097393 (1992-03-01), Nelson et al.
patent: 5106461 (1992-04-01), Volfson et al.
patent: 5118385 (1992-06-01), Kumar
patent: 5137597 (1992-08-01), Curry, II et al.
patent: 5162260 (1992-11-01), Leibovitz
patent: 5283081 (1994-02-01), Kata et al.
patent: 5287619 (1994-02-01), Smith et al.
patent: 5316974 (1994-05-01), Crank
patent: 5337466 (1994-08-01), Ishida
patent: 5464653 (1995-11-01), Chantraine et al.
patent: 5512514 (1996-04-01), Lee
patent: 5654237 (1997-08-01), Suguro et al.
patent: 5699613 (1997-12-01), Chong et al.
patent: 5784782 (1998-07-01), Boyko et al.
patent: 5830533 (1998-11-01), Lin et al.
patent: 5834845 (1998-11-01), Stolmeijer
patent: 5843839 (1998-12-01), Ng
patent: 5891606 (1999-04-01), Brown
patent: 5891799 (1999-04-01), Tsui
patent: 5916453 (1999-06-01), Beilin et al.
patent: 6013417 (2000-01-01), Sebesta et al.
patent: 56-116697 (1981-09-01), None
patent: 63-244796 (1988-10-01), None
Pan et al., “A Planar Approach to High Density Copper-Polymide Interconnect Fabrication,” pp. 174-189, Proceeding of the Technical Conference —8thInt'l Electronics Packaging Conference (1988).
Iwasaki et al., “A Pillar-Shaped Via Structure in a Cu-Polymide Multilayer Substrate,” pp. 127-131, Proceedings of the 1989 Japan International Electronic Manufacturing Technology Symposium.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Multilayer circuit structure build up method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multilayer circuit structure build up method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multilayer circuit structure build up method will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2890665

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.