Multidimensional network sorter integrated circuit

Details Multidimensional network sorter integrated circuit Multidimensional network sorter integrated circuit

2008-06-05

2010-11-02

Thai, Tuan V (Department: 2185)

Electrical computers and digital processing systems: memory

Address formation

Address mapping

Reexamination Certificate

active

07827379

ABSTRACT:
A technique to implement an integrated multidimensional sorter is to store data such that it may be retrieved in a sorted fashion. Entries are stored into a memory according to time stamp value, and the time stamp value is divided into multiple portions. The memory is organized as a pointer memory. An integrated multidimensional sorter may be implemented using integrated circuit technology using one or more integrated circuits. These integrated circuits may be used in management of network traffic, and provides quality of service (QoS) control.

REFERENCES:
patent: 5327557 (1994-07-01), Emmond
patent: 5636210 (1997-06-01), Agrawal
patent: 5659755 (1997-08-01), Strohacker
patent: 6064674 (2000-05-01), Doidge et al.
patent: 6205470 (2001-03-01), Madden et al.
patent: 6529508 (2003-03-01), Li et al.
patent: 6553002 (2003-04-01), Bremer et al.
patent: 6701469 (2004-03-01), Matter et al.
patent: 7017021 (2006-03-01), Gupta et al.
patent: 7230923 (2007-06-01), Onvural et al.

Affiliated with

Also associated with

Rating

Multidimensional network sorter integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multidimensional network sorter integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multidimensional network sorter integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4218842