Multicore DSP device having coupled subsystem memory buses...

Details Multicore DSP device having coupled subsystem memory buses... Multicore DSP device having coupled subsystem memory buses...

2005-05-10

2005-05-10

Dang, Khanh (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S308000, C710S309000

Reexamination Certificate

active

06892266

ABSTRACT:
A DSP device is disclosed having multiple DMA controllers with global DMA access to all volatile memory resources in the DSP device. In a preferred embodiment, each of the DMA controllers is coupled to each of the memory buses and is configured to control each of the memory buses. A memory bus multiplexer may be coupled between the subsystem memory bus and each of the DMA controllers, and an arbiter may be used to set the memory bus multiplexer so as to allow any one of the DMA controllers to control the memory bus. The memory bus may also be controlled by the host port interface via the memory bus multiplexer. A round-robin arbitration technique is used to provide each of the controllers and the host port interface fair access to the memory bus. This approach may advantageously provide increased flexibility in the use of DMA controllers to transfer data from place to place, with only a minimal increase in complexity.

REFERENCES:
patent: 4718006 (1988-01-01), Nishida
patent: 5182801 (1993-01-01), Asfour
patent: 5581734 (1996-12-01), DiBrino et al.
patent: 5584010 (1996-12-01), Kawai et al.
patent: 5625796 (1997-04-01), Kaczmarczyk et al.
patent: 5838934 (1998-11-01), Boutaud et al.
patent: 6058458 (2000-05-01), Lee
patent: 6609188 (2003-08-01), Dunton
Winderweedle, Bill;TMS320VC5420 to TMS320VC5421 DSP Migration,Dec., 1999, p. 9.

Affiliated with

Also associated with

Rating

Multicore DSP device having coupled subsystem memory buses... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multicore DSP device having coupled subsystem memory buses..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multicore DSP device having coupled subsystem memory buses... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3429159