Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2002-07-11
2004-02-24
Abraham, Fetsum (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S723000
Reexamination Certificate
active
06696714
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to a multichip semiconductor device that is configured so that a semiconductor chip having a function as a CPU or the like and a semiconductor chip as a rewritable memory are connected with each other inside a package.
2. Related Background Art
FIG. 14
is a view schematically illustrating an example of a structure of a conventional multichip semiconductor device. In
FIG. 14
, the semiconductor device has a chip-on-chip (COC) structure. It should be noted that
FIG. 14
illustrates the chips in a side-by-side orientation for convenience in illustration. In the semiconductor device, a first semiconductor chip
1
having a function as a CPU or the like and a second semiconductor chip
2
as a rewritable memory are interconnected via internal connection pads PD
1
and PD
2
that are provided on the first and second semiconductor chips
1
and
2
, respectively, and external connection pads PD
11
of the first semiconductor chip
1
are connected with external connection terminals PD via bonding wires. These chips are sealed in an integrated circuit package
3
.
The second semiconductor chip
2
is equipped with a fuse
11
for storing a redundancy restoration solution for restoring defective bits having occurred therein, so as to replace defective bits with cells for redundancy restoration. Semiconductor chips for the two semiconductor chips
1
and
2
are tested independently, and only those that have passed the tests, respectively, are employed to be interconnected. As to the second semiconductor chip
2
as a rewritable memory in particular, semiconductor chips are subjected to a probe test on wafers before the redundancy restoration (hereinafter referred to as P
1
test), and then, the fuses
11
of those determined as needing the redundancy restoration are blown. Thereafter, they are subjected to a probe test after the redundancy restoration (hereinafter referred to as P
2
test), and the chips that have passed the foregoing test are employed to be interconnected.
In the foregoing COC structure in which pads are provided on surfaces of two semiconductor chips and the two semiconductors are interconnected and connected via the pads, as the number of input/output signals transmitted between the two chips increases, areas of the pads provided on the chips increase relative to the areas of the chips. As a result, there is a possibility that the chip area could be determined according to the pad area.
Furthermore, in the case of a memory chip such as a DRAM, its process cost itself is high, and hence, it is necessary to reduce its size so as to reduce the cost. Therefore, it could be thought of to provide the fuse
11
, not on the second semiconductor chip
2
as the rewritable memory as usual, but on the first semiconductor chip
1
having a larger area. However, in this case, the second semiconductor chip
2
alone is not capable of achieving a state after the fuse
11
is blown, and therefore, the P
2
test unavoidably is carried out with respect to the second semiconductor chip
2
after the interconnection. As a result, in the case where the second semiconductor chip
2
is found to be defective by the test after the interconnection, a problem arises in that the entire assembly of chips interconnected is wasted as defective.
SUMMARY OF THE INVENTION
Therefore, with the foregoing in mind, it is an object of the present invention to provide a multichip semiconductor device with an improved yield and a reduced test cost, by producing a post-redundancy-restoration state of a rewritable memory without providing a fuse on the rewritable memory, so that the P
2
test is carried out before interconnecting the chips.
To achieve the foregoing object, a semiconductor device according to the present invention is a multichip semiconductor device that includes a first semiconductor chip and a second semiconductor chip as a rewritable memory that are connected with each other inside a package. In the semiconductor device, the first semiconductor chip has a fuse for redundancy restoration for storing a redundancy restoration solution for restoring defective bits in the second semiconductor chip. Further, the second semiconductor chip includes redundancy cells to be replaced for the defective bits, and has a function of producing a post-redundancy-restoration state in which the defective bits are replaced with the redundancy cells, before being connected with the first semiconductor chip.
With the foregoing configuration, it is possible to allow the second semiconductor chip as a rewritable memory without having a fuse to exhibit a state after the fuse is blown, thereby allowing the execution of the P
2
test immediately after the P
1
test with respect to the second semiconductor chip. This makes it unnecessary to check whether the redundancy restoration is achieved normally in the second semiconductor chip after the first semiconductor chip and the second semiconductor chip are interconnected with each other. This results in the improvement of the yield of the overall interconnected chips, thereby reducing the inspection cost.
In the semiconductor device according to the present invention, the second semiconductor chip preferably includes a first external input terminal (redundancy restoration solution input pad: PD
2
D), and a restoration state determining circuit for storing a redundancy restoration solution for restoring the defective bits supplied thereto via the first external input terminal.
In the foregoing configuration, once a redundancy restoration solution is supplied from outside and the restoration state determining circuit stores the redundancy restoration solution, it is possible to produce a post-redundancy-restoration state without continuously supplying the redundancy restoration solution.
Furthermore, in the semiconductor device according to the present invention, the second semiconductor chip preferably includes a second external input terminal (command signal input pad: PD
2
B), and a control circuit (command decoder circuit) that controls input to the restoration state determining circuit via the first external input terminal according to a signal (command signal) supplied via the second external input terminal.
This configuration allows for the reduction of the number of input terminals necessary for controlling the input of the redundancy restoration solution, as well as allows the post-redundancy-restoration state to be produced after the redundancy restoration state is confirmed completely.
Furthermore, the second semiconductor chip preferably includes a third external input terminal (redundancy restoration execution pad: PD
2
E) and a memory cell selecting circuit, and the restoration state determining circuit of the second semiconductor chip preferably includes an output circuit that sends the stored redundancy restoration solution to the memory cell selecting circuit according to an input signal (signal RST) supplied via the third external input terminal.
This configuration allows the second semiconductor chip to produce a pre-redundancy-restoration state and the post-redundancy-restoration state by control according to the input signal supplied via the third external input terminal, thereby making it possible to readily find out defects in circuit operations caused by the redundancy restoration.
Furthermore, the restoration state determining circuit of the second semiconductor chip preferably includes a first shift register, and stores serial data supplied via the first external input terminal (redundancy restoration solution input pad: PD
2
D) in synchronization with an output signal of the control circuit (command decoder circuit).
The foregoing configuration allows the number of input terminals for supplying the redundancy restoration solution to be reduced significantly.
Furthermore, the restoration state determining circuit of the second semiconductor chip preferably includes a plurality of register circuits, and varies a value held by the plurality of regist
Hayashi Kohtaro
Shirahama Masanori
Abraham Fetsum
Merchant & Gould P.C.
LandOfFree
Multichip semiconductor device having a hip with redundancy... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multichip semiconductor device having a hip with redundancy..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multichip semiconductor device having a hip with redundancy... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3351144