Multibit memory cell

Static information storage and retrieval – Read/write circuit

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S230030, C365S156000

Reexamination Certificate

active

07352633

ABSTRACT:
Provided are a method, system and device for storing multiple bits into a multibit memory cell. In the illustrated embodiment, each multibit memory cell is a “quadbit” cell capable of storing 4 bits which are read out on four bit lines of the cell in response to activation of a common word line. In the illustrated embodiment, the bit subcells of each cell are arranged in a 2 by 2 array in which two pairs of subcells are each aligned in a longitudinal direction . Conversely, each of two pairs of subcells are also aligned in a transverse direction. Additional embodiments are described and claimed.

REFERENCES:
patent: 6067257 (2000-05-01), Kitsukawa et al.
patent: 6141289 (2000-10-01), Amer
patent: 6617621 (2003-09-01), Gheewala et al.
patent: 6778434 (2004-08-01), Tsuji
patent: 6880144 (2005-04-01), Kumala
patent: 6934175 (2005-08-01), Nishihara
patent: 7123498 (2006-10-01), Miyatake et al.
patent: 2006/0022600 (2006-02-01), Kitazawa
Hwang, J., “ROM/PROM/EPROM”,The VLSI Handbook, Sep. 30, © 2000 CRC Press LLC.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Multibit memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multibit memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multibit memory cell will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2783682

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.