Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2000-03-31
2003-08-12
Kim, Matthew (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S120000, C711S170000, C711S209000
Reexamination Certificate
active
06606684
ABSTRACT:
BACKGROUND
This disclosure generally relates to digital signal processing and other processing applications, and specifically to a programmable bank selection of banked cache architecture in such an application.
A digital signal processor (DSP) is a special purpose computer that is designed to optimize performance for digital signal processing and other applications. The applications include digital filters, image processing and speech recognition. The digital signal processing applications are often characterized by real-time operation, high interrupt rates and intensive numeric computations. In addition, the applications tend to be intensive in memory access operations, which may require the input and output of large quantities of data. Therefore, characteristics of digital signal processors may be quite different from those of general-purpose computers.
One approach that has been used in the architecture of digital signal processors to achieve high-speed numeric computation is the Harvard architecture. This architecture utilizes separate, independent program and data memories so that the two memories may be accessed simultaneously. The digital signal processor architecture permits an instruction and an operand to be fetched from memory in a single clock cycle. A modified Harvard architecture utilizes the program memory for storing both instructions and operands to achieve full memory utilization. Thus, the program and data memories are often interconnected with the core processor by separate program and data buses.
When both instructions and operands (data) are stored in the program memory, conflicts may arise in the fetching of instructions. Certain instruction types may require data fetches from the program memory. In the pipelined architecture that may be used in a digital signal processor, the data fetch required by an instruction of this type may conflict with a subsequent instruction fetch. Such conflicts have been overcome in prior art digital signal processors by providing an instruction cache. Instructions that conflict with data fetches are stored in the instruction cache and are fetched from the instruction cache on subsequent occurrences of the instruction during program execution.
Although the modified Harvard architecture used in conjunction with an instruction cache provides excellent performance, the need exists for further enhancements to the performance of digital signal processors. In particular, increased computation rates and enhanced computation performance of the memory system can provide advantages.
REFERENCES:
patent: 4623990 (1986-11-01), Allen et al.
patent: 5001671 (1991-03-01), Koo et al.
patent: 5175841 (1992-12-01), Magar et al.
patent: 5257359 (1993-10-01), Blasco et al.
patent: 5410669 (1995-04-01), Biggs et al.
patent: 5465344 (1995-11-01), Hirai et al.
patent: 5535359 (1996-07-01), Hata et al.
patent: 5537576 (1996-07-01), Perets et al.
patent: 5559986 (1996-09-01), Alpert et al.
patent: 5611075 (1997-03-01), Garde
patent: 5737564 (1998-04-01), Shah
patent: 6023466 (2000-02-01), Luijten et al.
patent: 6038630 (2000-03-01), Foster et al.
patent: 6038647 (2000-03-01), Shimizu
patent: 6127843 (2000-10-01), Agrawal et al.
patent: 6189073 (2001-02-01), Pawlowski
patent: 6256720 (2001-07-01), Nguyen et al.
patent: 6321318 (2001-11-01), Baltz et al.
patent: 6334175 (2001-12-01), Chih
patent: 6446181 (2002-09-01), Ramagopal et al.
patent: 19809640 (1999-09-01), None
patent: WO-99/45474 (1999-10-01), None
patent: WO98/13763 (1998-04-01), None
Texas Instruments Application Report SPRA472, “TMS320C6211 Cache Analysis,” pp 1-11, Sep. 1998.*
International Search Report for International Application PCT/US01/10573 dated Nov. 22, 2001.*
Su et al., “A Study of Cache Hashing Functions for Symbolic Applications in Micro-parallel Processors,” pp 530-535, IEEE, 1994.*
Zhang et al., “Multi-Column Implementations for Cache Associativity,” pp 504-509, IEEE, 1997.
Allen Michael
Fridman Jose
Hoffman Marc
Ramagopal Hebbalalu S.
Elmore Stephen
Fish & Richardson P.C.
Intel Corporation
Kim Matthew
LandOfFree
Multi-tiered memory bank having different data buffer sizes... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-tiered memory bank having different data buffer sizes..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-tiered memory bank having different data buffer sizes... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3128487