Electrical computers and digital processing systems: virtual mac – Task management or control
Reexamination Certificate
2005-10-04
2005-10-04
Courtenay, III, St. John (Department: 2194)
Electrical computers and digital processing systems: virtual mac
Task management or control
C718S102000, C718S107000
Reexamination Certificate
active
06952824
ABSTRACT:
A method of processing network data in a network processor includes using three or more threads to process a beginning portion, a middle portion, and an end portion of data packet. The first thread processes the beginning portion; one or more middle threads process the middle portion, and a last thread processes the end portion. First information is indirectly passed from the first thread to the last thread via a first buffer with the middle threads progressively updating the first information. Second information is directly passed from the first thread to the last thread via a second buffer.
REFERENCES:
patent: 3736566 (1973-05-01), Anderson et al.
patent: 4709347 (1987-11-01), Kirk
patent: 5627829 (1997-05-01), Gleeson et al.
patent: 5781551 (1998-07-01), Born
patent: 6032190 (2000-02-01), Bremer et al.
patent: 6067300 (2000-05-01), Baumert et al.
patent: 6085215 (2000-07-01), Ramakrishnan et al.
patent: 6141677 (2000-10-01), Hanif et al.
patent: 6282169 (2001-08-01), Kiremidjian
patent: 6338078 (2002-01-01), Chang et al.
patent: 6366998 (2002-04-01), Mohamed
patent: 6393026 (2002-05-01), Irwin
patent: 6463527 (2002-10-01), Vishkin
patent: 6484224 (2002-11-01), Robins et al.
patent: 6526451 (2003-02-01), Kasper
patent: 6553406 (2003-04-01), Berger et al.
patent: 6570850 (2003-05-01), Gutierrez et al.
patent: 6631422 (2003-10-01), Althaus et al.
patent: 6661794 (2003-12-01), Wolrich et al.
patent: 6675190 (2004-01-01), Schabernack et al.
patent: 6678746 (2004-01-01), Russell et al.
Vibhatavanij et al. “simultaneous multithreading-based routers” pp. 362-369, Aug. 2000 IEEE.
Chandranmenon et al. “trading packet headers for packet processing” pp. 141-152, 1996 IEEE.
Vibhatavanij, K. Simultaneous Multithreading-Based Routers, IEEE Xplore, Aug. 21, 2000.
Chandranmenon, Girish. Trading Packet Headers for Packet Processing, IEEE/ACM Transactions on Networking, Apr. 1996.
Dictionary of Computer Words American Heritage 1995.
Adiletta Matthew J.
Hooper Donald F.
Wolrich Gilbert M.
Courtenay III St. John
Greenberg Robert A.
Intel Corporation
Nguyen Van Hoa
LandOfFree
Multi-threaded sequenced receive for fast network port... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-threaded sequenced receive for fast network port..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-threaded sequenced receive for fast network port... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3455898