Electrical computers and digital processing systems: processing – Processing control
Reexamination Certificate
2006-09-07
2011-10-25
Kindred, Alford (Department: 2181)
Electrical computers and digital processing systems: processing
Processing control
Reexamination Certificate
active
08046567
ABSTRACT:
A multi-threaded processor that is capable of responding to, and processing, multiple low-latency-tolerant events concurrently and while using relatively slow, low-power memories is disclosed. The illustrative embodiment comprises a multi-threaded processor, which itself comprises a context controller and a plurality of hardware contexts. Each hardware context is capable of storing the current state of one thread in a form that enables the processor to quickly switch to or from the execution of that thread. To enable the processor to be capable of responding to low-latency-tolerant events quickly, each thread—and, therefore, each hardware context is prioritized—depending on the latency tolerance of the thread responding to the event.
REFERENCES:
patent: 6205468 (2001-03-01), Diepstraten et al.
patent: 6986141 (2006-01-01), Diepstraten et al.
patent: 7752627 (2010-07-01), Jones et al.
Parekh, Sujay, et al., “Thread-Sensitive Scheduling for SMT Processors.” Department of Computer Science & Engineering, University of Washington, 2000.
Eggers, Susan J., et al. “Simultaneous Multithreading: A Platform for Next-Generation Processors.” IEEE Micro, 1997.
Raasch, Steven E., et al. “Applications of Thread Prioritization in SMT Processors.” Proc. 1999 Workshop on Multithreaded Execution and Compilation, Jan. 1999.
Bergere Charles
Freescale Semiconductor Inc.
Geib Benjamin
Kindred Alford
LandOfFree
Multi-threaded processor architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-threaded processor architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-threaded processor architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4269840