Multi-threaded processing of system management interrupts

Details Multi-threaded processing of system management interrupts Multi-threaded processing of system management interrupts

2005-11-22

2005-11-22

Myers, Paul R. (Department: 2111)

Electrical computers and digital data processing systems: input/

Interrupt processing

C710S267000, C710S268000, C710S269000

Reexamination Certificate

active

06968410

ABSTRACT:
An information capturing technique captures information on a processor cycle that results in a high level interrupt, such as an SMI (System Management Interrupt). A memory controller is connected to at least one processor to control a memory in response to instructions from the at least one processor. An I/O controller is connected to the memory controller to control data flow to at least one device in response to instructions from the at least one processor. Lock down logic stores captured cycle information on a processor cycle that results in interrupt.

REFERENCES:
patent: 4493035 (1985-01-01), MacGregor et al.
patent: 5878264 (1999-03-01), Ebrahim
patent: 5896534 (1999-04-01), Pearce et al.
patent: 6282601 (2001-08-01), Goodman et al.
patent: 6523125 (2003-02-01), Kohno et al.
patent: 6532510 (2003-03-01), Klein
patent: 6571206 (2003-05-01), Casano et al.

Affiliated with

Also associated with

Rating

Multi-threaded processing of system management interrupts does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-threaded processing of system management interrupts, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-threaded processing of system management interrupts will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3495102