Multi-threaded parallel processor methods and apparatus

Details Multi-threaded parallel processor methods and apparatus Multi-threaded parallel processor methods and apparatus

2011-07-12

2011-07-12

Coleman, Eric (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

C712S228000

Reexamination Certificate

active

07979680

ABSTRACT:
A processor system may implement multiple contexts on one or more processors having a local memory. Code and/or data for first and second contexts may be respectively stored simultaneously in first and second regions of a processor's local memory, storing code and/or data for a second context in a second region of the local memory, the secondary processor may execute the first context while the second context waits. Code and/or data for the first context may be transferred from the first region to the second and code and/or data for the second context may be transferred from the second region to the first, and the processor may execute the second context during a pause or stoppage of execution of the first context. Alternatively, the code and/or data for the second context may be transferred to another processor's local memory.

REFERENCES:
patent: 6078994 (2000-06-01), Carey
patent: 6341347 (2002-01-01), Joy et al.
patent: 6715099 (2004-03-01), Smith
patent: 6934950 (2005-08-01), Tuel et al.
patent: 7062606 (2006-06-01), Ober et al.
patent: 7506123 (2009-03-01), Labour
patent: 2005/0188372 (2005-08-01), Inoue et al.
patent: 2005/0188373 (2005-08-01), Inoue et al.
patent: 2006/0031836 (2006-02-01), Brown et al.
patent: 2006/0069878 (2006-03-01), Aguilar et al.
patent: 2006/0095901 (2006-05-01), Brokenshire et al.
patent: 2006/0190942 (2006-08-01), Inoue et al.
patent: 2007/0074206 (2007-03-01), Iwamoto
patent: 2007/0074207 (2007-03-01), Bates et al.
patent: 2007/0074212 (2007-03-01), Bates et al.
patent: 2007/0074221 (2007-03-01), Stenson et al.
patent: 2007/0083755 (2007-04-01), Iwamoto
patent: 2007/0198628 (2007-08-01), Bates
patent: 2008/0201561 (2008-08-01), Bates
patent: 2007052511 (2007-03-01), None
patent: WO2007020739 (2007-02-01), None
U.S. Appl. No. 60/650,153 entitled “Processor Task Migration Over a Network in a Multi-Processor System” to Keisuke Inoue et al, filed Feb. 4, 2005. This reference is believed cumulative of the Patent Application Publication No. 20060190942.
Sony Computer Entertainment Incorporated, Toshiba Corporation 2005 “Cell Broadband Engine Architecture” Aug. 8, 2005, Version 1.0.
Non-final Office Action dated Feb. 25, 2009 for U.S. Appl. No. 11/676,837.
Notice of Allowance dated Aug. 20, 2009 for U.S. Appl. No. 11/676,837.
Maedo, S et al., A Real-Time Software Platform for the Cell Processor, 2005, IEEE, pp. 20-29.
Ohara, M et al., MPI microtask for programing the Cell Proadband Engine processor, 2006, IBM, IBM Systems Journal, vol. 45, No. 1, pp. 85-102.

Affiliated with

Also associated with

Rating

Multi-threaded parallel processor methods and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-threaded parallel processor methods and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-threaded parallel processor methods and apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2726589