Multi-threaded cell for a memory

Details Multi-threaded cell for a memory Multi-threaded cell for a memory

1996-07-03

1998-07-07

Pan, Daniel H.

39520043, 395823, G06F 1202, G06F 940

Patent

active

057782431

ABSTRACT:
A multi-threaded memory (and associated method) for use in a multi-threaded computer system in which plural threads are used with a single processor. The multi-threaded memory includes: multi-threaded storage cells; at least one write decoder supplying information to a selected multi-threaded storage cell; and at least one read decoder accessing information from a selected multi-threaded storage cell. Each of the multi-threaded storage cells includes: N storage elements, where N.gtoreq.2, each of the N storage elements having a thread-correspondent content; a write interface supplying information to the intra-cell storage elements; and a read interface reading information from the intra-cell storage elements. At least one of the intra-cell read and write interfaces selects one of the thread-correspondent contents based at least in part by identifying the corresponding thread to achieve intra-cell thread-correspondent content selection.

REFERENCES:
patent: 4502118 (1985-02-01), Hagenmaier, Jr.et al.
patent: 4954986 (1990-09-01), Driessen et al.
patent: 5051947 (1991-09-01), Messenger et al.
patent: 5134705 (1992-07-01), Smith et al.
patent: 5142676 (1992-08-01), Fried et al.
patent: 5197138 (1993-03-01), Hobbs et al.
patent: 5226131 (1993-07-01), Grafe et al.
patent: 5237662 (1993-08-01), Green et al.
patent: 5297265 (1994-03-01), Frank et al.
patent: 5301340 (1994-04-01), Cook
patent: 5331643 (1994-07-01), Smith
patent: 5404550 (1995-04-01), Horst
patent: 5430850 (1995-07-01), Papadopoulos et al.
patent: 5448709 (1995-09-01), Chandler et al.
patent: 5535393 (1996-07-01), Reeve et al.
King et al., IBM Technical Disclosure Bulletin, vol. 19, No. 6, Reducing Complexity of Terminal Network Application Support Programming, (1976) pp. 2125-2129.
Paul H. Bardell et al., "Self-Testing of Multichip Logic Modules", 1982 IEEE Test Conference, pp. 200-204.
Hiroaki Hirata et al., "An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads", 1992 ACM, pp. 136-145.
Rafael H. Saavedra-Barrera et al., "Analysis of Multithreaded Architectures for Parallel Computing", 1990 ACM, pp. 169-178.
R.S. Nikhil et al., "*T: A Multithreaded Massively Parallel Architecture", 1992 ACM, pp. 156-167.
D.S. Renshaw, "Portable Co-Operative Multi-Threading Via Modified Procedural Cell", vol. 37, No. 10, Oct. 1994, pp. 283-284.
Kai Hwang, "Advanced Computer Architecture: Parallelism, Scalability, Programmability", McGraw-Hill, Inc., 1993, pp. 525-531.

Affiliated with

Also associated with

Rating

Multi-threaded cell for a memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-threaded cell for a memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-threaded cell for a memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1216908