Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2007-10-09
2007-10-09
Bullock, Jr., Lewis A. (Department: 2195)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C712S216000, C712S228000, C718S108000
Reexamination Certificate
active
10133409
ABSTRACT:
With a single program divided into a plurality of threads A to C, at the execution of the threads in parallel to each other by a plurality of processors, determination is made of a forkability of a slave thread into other processor in response to a fork instruction in a master thread being executed by a predetermined processor and when forkable, the slave thread is forked into other processor and when not forkable, the fork instruction is invalidated to execute an instruction subsequent to the fork instruction by the predetermined processor and then execute a group of instructions of the slave thread by the predetermined processor.
REFERENCES:
patent: 5724565 (1998-03-01), Dubey et al.
patent: 5742822 (1998-04-01), Motomura
patent: 5867704 (1999-02-01), Tanaka et al.
patent: 5913059 (1999-06-01), Torii
patent: 6286027 (2001-09-01), Dwyer et al.
patent: 6330661 (2001-12-01), Torii
patent: 6389446 (2002-05-01), Torii
patent: 6574725 (2003-06-01), Kranich et al.
patent: 6687812 (2004-02-01), Shimada
patent: 2003/0014473 (2003-01-01), Ohsawa et al.
patent: 2003/0018684 (2003-01-01), Ohsawa et al.
patent: 0 330 836 (1989-09-01), None
patent: 08-249183 (1996-09-01), None
patent: 10-27108 (1998-01-01), None
patent: 10-78880 (1998-03-01), None
patent: 2000-020326 (2000-01-01), None
patent: 2000-047887 (2000-02-01), None
patent: WO92/03794 (1992-03-01), None
patent: WO 01/33352 (2001-05-01), None
Torii et al. “Proposal of on chip multiprocessor orientated control parallel architecture MUSCAT,” Parallel Processing Symposium JSPP97 articles, Japanese Society of Information Processing Engineers of Japan, pp. 229-236, Abstract attached, May 1997.
Dynamic Allocation of Processes and Threads for Transaction Processing, IBM Technical Disclosure Bulletin, vol. 41(1):499-500, Jan. 1998, © IBM Corp.
Ōsawa, Taku and 7 others: Investigation of the mixed thread execution scheme under MUSCAT. Jōhō Shori Gakkai Kenkyū Hōkoku [Information Processing Society Research Reports], Japan, Information Processing Society, Aug. 4, 1999, vol. 99, No. 67, pp. 169-174.
Matsushita Satoshi
Ohsawa Taku
Bullock, Jr. Lewis A.
Foley & Lardner LLP
NEC Corporation
LandOfFree
Multi-thread execution method and parallel processor system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-thread execution method and parallel processor system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-thread execution method and parallel processor system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3859355