Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-04-10
2008-08-19
Nguyen, Tuan H (Department: 2813)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S643000
Reexamination Certificate
active
07413984
ABSTRACT:
Embodiments of the invention include a method for forming a copper interconnect having a bi-layer copper barrier layer. The method comprises the steps of providing a substrate with a low-K dielectric insulating layer and an opening in the insulating layer. A first barrier layer of tantalum/tantalum nitride is formed on the insulating layer and in the opening. A second barrier layer consisting of a material selected from the group of palladium, chromium, tantalum, magnesium, and molybdenum is formed on the first barrier layer. A copper seed layer is formed on the second barrier layer and implanted with barrier ions and a bulk copper layer is formed on the seed layer. The substrate is annealed and subject to further processing which can include planarization.
REFERENCES:
patent: 5925415 (1999-07-01), Fry et al.
patent: 6010962 (2000-01-01), Liu et al.
patent: 6015749 (2000-01-01), Liu et al.
patent: 6022808 (2000-02-01), Nogami et al.
patent: 6037258 (2000-03-01), Liu et al.
patent: 6042889 (2000-03-01), Ballard et al.
patent: 6066892 (2000-05-01), Ding et al.
patent: 6162727 (2000-12-01), Schonauer et al.
patent: 6235406 (2001-05-01), Uzoh
patent: 6255192 (2001-07-01), Dornisch
patent: 6268291 (2001-07-01), Andricacos et al.
patent: 6287968 (2001-09-01), Yu et al.
patent: 6297158 (2001-10-01), Liu et al.
patent: 6328871 (2001-12-01), Ding et al.
patent: 6368967 (2002-04-01), Besser
patent: 6376370 (2002-04-01), Farrar
patent: 6391777 (2002-05-01), Chen et al.
patent: 6429121 (2002-08-01), Hopper et al.
patent: 6440849 (2002-08-01), Merchant et al.
patent: 6445070 (2002-09-01), Wang et al.
patent: 6461675 (2002-10-01), Paranjpe et al.
patent: 6465376 (2002-10-01), Uzoh et al.
patent: 6498091 (2002-12-01), Chen et al.
patent: 6534865 (2003-03-01), Lopatin et al.
patent: 6633085 (2003-10-01), Besser et al.
patent: 6713875 (2004-03-01), Farrar
patent: 6727177 (2004-04-01), Catabay et al.
patent: 6969675 (2005-11-01), Lin
patent: 7229923 (2007-06-01), Catabay et al.
patent: 2002/0045345 (2002-04-01), Hsiung et al.
patent: 2004/0224507 (2004-11-01), Marieb et al.
patent: 2006/0199387 (2006-09-01), Rhodes
Wolfe, et al., Silicon Processing for the VLSI Era, vol. 1—Process Technology, 2ndEd., Lattice Press: Sunset Beach, CA, 2000, pp. 791-795.
U.S. Appl. No. 10/035,705, “Electroless Deposition of Copper to Form Copper Interconnect Structures”, filed Oct. 18, 2001.
Catabay Wilbur G.
Li Ping
Wang Zhihai
Beyer Law Group
LSI Corporation
Nguyen Tuan H
LandOfFree
Multi-step process for forming a barrier film for use in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-step process for forming a barrier film for use in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-step process for forming a barrier film for use in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4016250