Static information storage and retrieval – Floating gate – Multiple values
Patent
1996-12-11
1998-06-16
Zarabian, A.
Static information storage and retrieval
Floating gate
Multiple values
36518517, 36518905, G11C 1134
Patent
active
057681880
ABSTRACT:
A non-volatile integrated circuit memory device includes an array of memory cells. Each of a plurality of word lines corresponds to a respective row of memory cells, and each of a plurality of bit lines corresponds to a respective column of the memory cells. A current supplying transistor includes a source coupled to a supply voltage source, a gate coupled to a static voltage source, and a drain coupled to the bit lines. The current supplying transistor provides a static current to the bit lines during data read operations. A storage unit has a pair of latches coupled to respective input/output lines to perform a data exchange. The latches are further coupled to respective bit lines to perform a sense operation during the data read operation. Each of a pair of storage control transistors is associated with a respective one of the latches, and each of the storage control transistors inverts and maintains a state of data latched in the storage unit in accordance with levels of the bit lines and in response to enable signals applied thereto during a reading operation. An initialization transistor is connected to each of the bit lines, and the initialization transistor initializes the storage unit in response to a control signal applied thereto before execution of the reading operation while maintaining the bit lines at a respective predetermined voltage levels. A pair of program data transmission transistors are each arranged between a respective one of the latches of the storage unit and a respective bit line associated with the respective latch. Each of the programmed data transmission transistors transmits data latched in the respective latch to the associated bit lines during a programming operation.
REFERENCES:
patent: 5596526 (1997-01-01), Assar et al.
M. Bauer et al., A Multilevel-Cell 32Mb Flash Memory, IEEE International Solid-State Circuits Conference, Session 7, Flash Memory, Paper TA 7.7, Feb. 16, 1995 pp. 132-133.
Park Jong-wook
Suh Kang-Deog
Samsung Electronics Co,. Ltd.
Zarabian A.
LandOfFree
Multi-state non-volatile semiconductor memory and method for dri does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-state non-volatile semiconductor memory and method for dri, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-state non-volatile semiconductor memory and method for dri will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1733988