Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2000-12-21
2004-07-20
Beausoliel, Robert (Department: 2184)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
Reexamination Certificate
active
06766474
ABSTRACT:
BACKGROUND
This invention relates to basic input/output systems (BIOS) programs and, more particularly, to improved memory testing.
In a processor-based system, powering on the system is commonly known as a “boot” process. The boot process is performed by a program, usually located in a read-only memory (ROM) or flash memory of the processor-based system. The ROM/flash program includes a software program known as the basic input/output system, or BIOS. The BIOS program executes commands such that the various circuitry of the processor-based system may be initialized. The BIOS program also includes functions that may be used by software, including operating systems, for communicating with different devices in the processor-based system.
Upon receiving power to the processor-based system, the BIOS program immediately begins execution. The BIOS performs initialization functions, such as detecting and testing the memory, the display, the non-volatile media, such as hard disk and floppy disk drives, and so on. In some systems, an abbreviated power-on, or “quick-boot,” may be available, which may test some, but not all circuitry.
Once the BIOS program completes initialization and testing of the system, control is typically transferred to an operating system, usually located on the hard disk drive. Once the operating system gains control of the processor-based system, all run-time operations, including any execution of application programs, are controlled by the operating system. The operating system may or may not utilize the BIOS functions in communicating with the hardware of the processor-based system.
Typically, the BIOS program performs minimal system initialization, followed by memory sizing, error-correcting code (ECC) memory filling if required, and varying levels of memory testing. Once the memory is deemed sound by the program, the remainder of the system is initialized. Only after all these memory-related tasks are complete will the BIOS program transfer control of the system, including processors, memory, and input/output (I/O), to the operating system. This serial approach to initialization results in delays before the system is available for runtime operation.
The current memory technology allows for very inexpensive processor-based systems to nevertheless include a large amount of memory. These very large memory arrays may create significant delay during system initialization. Exhaustive tests on large amounts of memory may take 10, 20, or even 30 minutes to complete. Where the memory is tested in the BIOS, the system is required to be “off-line” during the memory testing.
Thus, there is a continuing need to quickly boot an operating system on a processor-based system while still performing a thorough test of the memory.
REFERENCES:
patent: 5581736 (1996-12-01), Smith
patent: 5748877 (1998-05-01), Dollahite et al.
patent: 5904733 (1999-05-01), Jayakumar
patent: 6035420 (2000-03-01), Liu et al.
patent: 6108781 (2000-08-01), Jayakumar
patent: 6401198 (2002-06-01), Harmer et al.
patent: 6401202 (2002-06-01), Abgrall
patent: 2002/0083369 (2002-06-01), Schelling
Beausoliel Robert
Bonzo Bryce P.
Intel Corporation
Steiner Paul E.
LandOfFree
Multi-staged bios-based memory testing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-staged bios-based memory testing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-staged bios-based memory testing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3257363