Facsimile and static presentation processing – Facsimile – Specific signal processing circuitry
Patent
1995-06-06
1997-10-14
Swann, Tod R.
Facsimile and static presentation processing
Facsimile
Specific signal processing circuitry
358525, G06F 700
Patent
active
056780338
ABSTRACT:
Disclosed is a technique for N-dimensional image data interpolation processing utilizing a multi-stage technique. Each stage processes one of the N-dimensions to constrain output data in that dimension. Subsequent processing in successive stages only occurs within the confines of the constrained output of the previous stage. Multiple data values can be simultaneously processed in the different stages, to pipeline the interpolation process.
REFERENCES:
patent: 4275413 (1981-06-01), Sakamoto
patent: 4334240 (1982-06-01), Franklin
patent: 4511989 (1985-04-01), Sakamoto
patent: 5412491 (1995-05-01), Bachar
patent: 5428465 (1995-06-01), Kanamori
patent: 5436739 (1995-07-01), Imao
patent: 5479272 (1995-12-01), Saito
patent: 5519515 (1996-05-01), Komatsu
patent: 5541742 (1996-07-01), Imao
"A Very High Speed Very High Accuracy Color Correction Utility", The Barco Chameleon ASIC, pp. 1-7 (Mar. 1993).
Product Standards Specifications, Matsushita Electronics Corp., Product Name: MN5515, Version 4, pp. 1-33 (Dec. 21, 1994).
Chen Kok S.
Moledina Riaz A.
Swen Iue-Na
Chow Christopher S.
Swann Tod R.
LandOfFree
Multi-stage interpolation processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-stage interpolation processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-stage interpolation processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1561277