Electrical computers and digital processing systems: memory – Address formation – Generating a particular pattern/sequence of addresses
Reexamination Certificate
2005-11-15
2005-11-15
Sparks, Donald (Department: 2187)
Electrical computers and digital processing systems: memory
Address formation
Generating a particular pattern/sequence of addresses
C711S005000, C711S219000, C711S220000, C710S029000
Reexamination Certificate
active
06965980
ABSTRACT:
Methods and apparatus for accessing memory locations in a memory device in different orders. In one implementation, a memory device includes: a memory array, including a plurality of memory locations divided into memory pages, where each memory location has a row address and a column address; a row decoder connected to the memory array for selecting a row address in the memory array; a column decoder connected to the memory array for selecting a column address in the memory array; and a multi-sequence address generator for generating addresses, where the multi-sequence address generator has a burst mode and in burst mode generates one of two or more burst sequences of addresses according to received burst parameters, and where each sequence has an index indicating the separation between two addresses in the sequence.
REFERENCES:
patent: 4449199 (1984-05-01), Daigle
patent: 5142276 (1992-08-01), Moffat
patent: 5195182 (1993-03-01), Sasson
patent: 5303341 (1994-04-01), Rivershin
patent: 5479605 (1995-12-01), Saitoh
patent: 5559953 (1996-09-01), Seiler et al.
patent: 5561777 (1996-10-01), Kao et al.
patent: 5579473 (1996-11-01), Schlapp et al.
patent: 5606650 (1997-02-01), Kelley et al.
patent: 5619471 (1997-04-01), Nunziata
patent: 5633726 (1997-05-01), Timmermans
patent: 5781201 (1998-07-01), McCormack et al.
patent: 5794016 (1998-08-01), Kelleher
patent: 5798843 (1998-08-01), Yamamoto et al.
patent: 5815167 (1998-09-01), Muthal et al.
patent: 5815169 (1998-09-01), Oda
patent: 5831926 (1998-11-01), Norris et al.
patent: 5924111 (1999-07-01), Huang et al.
patent: 5933154 (1999-08-01), Howard et al.
patent: 6005592 (1999-12-01), Koizumi et al.
patent: 6023745 (2000-02-01), Lu
patent: 6031638 (2000-02-01), Rao et al.
patent: 6111992 (2000-08-01), Likhterov et al.
patent: 6177922 (2001-01-01), Schiefer et al.
patent: 6226709 (2001-05-01), Goodwin et al.
patent: 6259459 (2001-07-01), Middleton
patent: 6278645 (2001-08-01), Buckelew et al.
patent: 6282603 (2001-08-01), Rao
patent: 6301649 (2001-10-01), Takasugi
patent: 6331854 (2001-12-01), Rogers et al.
patent: 6347344 (2002-02-01), Baker et al.
patent: 6417867 (2002-07-01), Hallberg
patent: 6496192 (2002-12-01), Shreesha et al.
patent: 6519673 (2003-02-01), Chudnovsky et al.
patent: 6549207 (2003-04-01), Matsumoto
patent: 6567531 (2003-05-01), Kondo et al.
patent: 6587112 (2003-07-01), Goeltzenleuchter et al.
patent: 6665749 (2003-12-01), Ansari
patent: 2002/0109689 (2002-08-01), Champion
patent: 2002/0109690 (2002-08-01), Champion
patent: 2002/0109692 (2002-08-01), Champion
patent: 2002/0109693 (2002-08-01), Champion
patent: 2002/0109694 (2002-08-01), Champion
patent: 2002/0109695 (2002-08-01), Champion
patent: 2002/0109696 (2002-08-01), Champion
patent: 2002/0109698 (2002-08-01), Champion
patent: 2002/0109699 (2002-08-01), Champion
patent: 2002/0110030 (2002-08-01), Champion
patent: 2002/0110351 (2002-08-01), Champion
patent: 2002/0130876 (2002-09-01), Champion
patent: 2002/0149596 (2002-10-01), Champion
patent: 2003/0058368 (2003-03-01), Champion
patent: 2003/0151609 (2003-08-01), Champion
SMPTE Standard for Television 1927 × 1080 Scanning and Analog and Parallel Digital Interfaces for Multiple Picture Rates; SMPTE 274-1998; Copyright 1998, pp 1-24; Revision of ANSI/SMPTE 274M-1995; The Society of Motion Picture and Television Engineers; White Plains, New York.
Bloom, DM;The Grating Light Valve: revolutionizing display technology; pp 1-10; Silicon Light Machines (formerly Echelle, Inc) © 1997.
Corrigan, R.W. et al; An Alternative Architecture for High Performance Display; Presented at the 141stSMPTE Technical Conference and Exhibition; Nov. 20, 1999, New York, New York pp 1-5, Silicon Machines, Sunnyvale, California.
Hearn, D. et al; Computer Graphics C Version [2ndEd] pp 53-56; Prentice Hall, Upper Saddle River, New Jersey.
Lieberman, David;Sony champions MEMS display technology; EE Times, Jul. 14, 2000; http://www.eetimes.com/story/OEG20000714S0004.
U.S. Appl. No. 10/051,538, filed Jan. 16, 2002, Champion.
U.S. Appl. No. 10/051,541, filed Jan. 16, 2002, Champion.
U.S. Appl. No. 10/051,680, filed Jan. 16, 2002, Champion.
U.S. Appl. No. 10/052,074, filed Jan. 16, 2002, Champion.
Fitch Even Tabin & Flannery
Lebens Thomas F.
Peugh Brian R.
Sony Electronics Inc.
Sparks Donald
LandOfFree
Multi-sequence burst accessing for SDRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-sequence burst accessing for SDRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-sequence burst accessing for SDRAM will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3509023