Multi read port bit line

Details Multi read port bit line Multi read port bit line

2006-08-29

2006-08-29

Zarabian, Amir (Department: 2827)

Static information storage and retrieval

Read/write circuit

Differential sensing

C365S154000, C365S185030, C365S185210, C365S230050

Reexamination Certificate

active

07099219

ABSTRACT:
In some embodiment, a circuit is provided that comprises a bit line and bit cells coupled to the bit line. The bit line has an impedance. The bit cells, when operated, are each capable of adjusting the bit line impedance to indicate a stored bit value and a selected one of at least two read ports. Other embodiments are described or otherwise claimed herein.

REFERENCES:
patent: 5552728 (1996-09-01), Lin
patent: 6414520 (2002-07-01), Dupcak et al.
patent: 6714455 (2004-03-01), Banks
patent: 6847569 (2005-01-01), Sinha et al.
patent: 6961266 (2005-11-01), Chang
patent: 2002/0186312 (2002-12-01), Stark
Igor Arsovski, “High-Speed Low-Power Sense Amplifier Design,” reading assignment for Analog Electronics, Course No. ECE1352, University of Toronto, 14 pages, Nov. 12, 2001.

Affiliated with

Also associated with

Rating

Multi read port bit line does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi read port bit line, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi read port bit line will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3688919