Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2001-04-05
2004-08-10
Le, Don (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S038000, C326S041000, C326S102000
Reexamination Certificate
active
06774671
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to the field of integrated circuits. More specifically, this invention relates to the creation of transistor arrays in areas of the integrated circuit that are typically not used for active device, such as the area under routing channels.
2. Description of the Prior Art
In the design of integrated circuits, a common design process is to build large blocks using a module generator or by hand. These blocks are then routed together at the top level of the integrated circuit. In hierarchical design methodologies, this process may be used at several different levels of hierarchy. Many designs allow for spaces between these blocks to allow for routing. Also, often the modules, or component pieces of the modules, do not fit together exactly and gaps are left between or within modules of the integrated circuit. These gaps or routing channels typically are unused except for the interconnect layers.
As integrated circuit processes progress to smaller and smaller transistor geometries, several problems manifest themselves. With smaller and faster transistors, routing delay due to the resistance and capacitance of the interconnect wiring becomes a larger and larger part of the total circuit delay. Often, for very long interconnect traces, it is necessary to buffer the signal for performance. As those skilled in the art realize, there is an ideal location for a single buffer, typically near the midpoint of the routing trace. Sometimes it is necessary to add several buffers distributed along the length of the route.
As gate oxide thickness shrinks with more advanced processing, the gates become very susceptible to damage during processing due to charge collecting on the interconnect layers attached to the gates. For example, a very small gate connected to a very large area of first level metal may be damaged during processing as charge builds up on the metal with no discharge path except through the gate oxide. This problem may also occur in circuits that have a connection to active area in addition to gate connections. If the connection to active area is very far away from the gate, and the connection uses upper levels of interconnect, charge may still build up on the lower levels of interconnect during fabrication, since the upper levels may not have been deposited yet to complete the connection to the active area. Due to this problem, designers must carefully construct their interconnect such that a discharge path for this charge is available at all stages in the process where charge collection may occur.
Further problems result from the ever increasing switching current per unit area as processes become faster and smaller. This switching current causes spikes, or dips, in the power supplies that may become quite severe in circuits where a large number of gates switch simultaneously. The spikes, or dips, in the power supplies, often called ground bounce when they occur on the ground mode, may be sufficient to move the supply voltage beyond the threshold voltage of the field effect transistors (FETs) and cause functional failures. One mitigating design technique is the addition of bypass capacitors between the power supplies. This is difficult to accomplish on the integrated circuit, since capacitors take up large amounts of area, raising the cost of the circuit.
As integrated circuits become smaller and faster, the number of processing steps required for production tends to increase. This often requires a larger number of masks to fabricate the circuits. Also, as geometries shrink, the mask production becomes more difficult and hence more expensive. When an error is found in the design of an integrated circuit, the masks often must be completely rebuilt to correct the error. Since masks are expensive, designers work very hard to make their fixes in the fewest number of masks as possible. Also, since fabrication of integrated circuits takes a substantial amount of time, it is desirable to make the changes to the masks which are used at the latest possible step in the fabrication process so that fabrication of the corrected circuit may begin with the existing masks simultaneously with the manufacture of the corrected masks. This reduction in the time required for error repairs is very valuable to the designers of the system that the integrated circuit will be used in.
One of the most common design errors is the creation of a signal that is too slow to meet the speed requirements of the circuit. Sometimes this error may be fixed by buffering the signal to speed up the transition times of the signal. This fix requires the placement of a buffer or buffers somewhere within the routing path of the signal.
In integrated circuit processes that use chemical mechanical polishing (CMP) for planarization, it is necessary to have a fairly even distribution of elements at each layer in the process where CMP is used. Often designers must place large areas of active area, polysilicon, or metal in the large unused areas of an integrated circuit to meet these CMP requirements.
As integrated circuit operating frequencies increase, radiated emissions from the circuit become an increasing problem. When large numbers of devices simultaneously switch in a circuit, the high frequency components of the power supply noise causes radiated emissions that must be suppressed to meet FCC rules. This suppression is often accomplished by adding bypass capacitors to the power supplies.
There is a need for a method of automatically adding transistors to the unused areas of an integrated circuit in a default configuration of adding bypass capacitance to the power supplies. This transistor array must be modifiable to form signal buffers, charge dissipation paths, or other function circuits as needed.
SUMMARY OF THE INVENTION
An array of transistors is added to an integrated circuit, after floorplanning has been completed. The array is placed in many of the areas that are unused by the functional circuitry of the integrated circuit. These transistors may be placed automatically by a computer program, and are connected to the power supplies such that they act as bypass capacitors between the power supplies to reduce noise on the power supplies. The capacitance also acts to reduce radiated emissions from the integrated circuit during operation. Furthermore, selected transistors in an array may be modified, either by hand or by software, to act as a buffer for signals routed long distances on the integrated circuit. Also, selected transistors may be connected to form charge draining diodes where necessary to prevent charge collection damage of the gates of metal-oxide-semiconductor field effect transistors (MOSFETs) during processing of the integrated circuit. Finally, if necessary, selected transistors may be modified, by changes only to the interconnect layers, to correct functional errors in the integrated circuit. This may be done after fabrication through use of a focused ion beam (FIB) or through an interconnect-only mask modification.
Other aspects and advantages of the present invention will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, illustrating by way of example the principles of the invention.
REFERENCES:
patent: 5051917 (1991-09-01), Gould et al.
patent: 5132571 (1992-07-01), McCollum et al.
patent: 5341092 (1994-08-01), El-Ayat et al.
patent: 5391943 (1995-02-01), Mahant-Shetti et al.
patent: 5959905 (1999-09-01), Payne
patent: 6054872 (2000-04-01), Fudanuki et al.
patent: 6236232 (2001-05-01), Barnes
patent: 6414518 (2002-07-01), Patel et al.
patent: 2002/0163354 (2002-11-01), Bingert et al.
LandOfFree
Multi-purpose transistor array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-purpose transistor array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-purpose transistor array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3276600