Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1997-10-09
2000-07-04
Myers, Paul R.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
G06F 1338
Patent
active
060852739
ABSTRACT:
A multi-processor computer system comprises one or more CPUs (1) connected to a host computer (2) via a common PCI bus system backplane (3). The host computer (2) comprises a host microprocessor and associated memory unit and each CPU comprises a local microprocessor (5) having a local bus (15), an associated local memory unit (6), and a PCI connector (9) connected to the PCI backplane. Each CPU (1) further comprises a bridge (7) having at least two decoders installed between the CPU local bus (15) and the PCI connector (9) and providing an interface between the local microprocessor (5) and the associated local memory unit (6). A first decoder (A) of each bridge (7) is programmed to a first address range for access to the respective local memory unit (6) by the associated local processor (5), and a second decoder (B) of each bridge (7) is programmed to a second address range for access to the same physical memory of the memory unit (6) by another microprocessor (5) of the system. The same first address range and different second address ranges are allocated to each associated memory (6). Each microprocessor (5) of the computer system can access the entire PCI memory space comprising the memory units associated with all microprocessors (1) of the system.
REFERENCES:
patent: 4783731 (1988-11-01), Miyazaki et al.
patent: 4827406 (1989-05-01), Bischoff et al.
patent: 4866597 (1989-09-01), Kinoshita
patent: 5418970 (1995-05-01), Gifford
patent: 5568619 (1996-10-01), Blackledge et al.
patent: 5613068 (1997-03-01), Gregg et al.
patent: 5752010 (1998-05-01), Herbert
patent: 5790814 (1998-08-01), Gan et al.
patent: 5802541 (1998-09-01), Reed
patent: 5835738 (1998-11-01), Blackledge, Jr. et al.
patent: 5838932 (1998-11-01), Alzien
MCP106UMAD/AD Sep. 1997 MPC106 Revision 4.0 Supplement and User's Manual Errata.
MPC106 Aug. 1996 PCI Bridge/Memory Controller Technical Summary.
MPC106UM/AP Sep. 1997 MPC106 User's Manual.
Ball Alan E.
Haughton John D.
White David J.
Myers Paul R.
Thomson Training & Simulation Limited
LandOfFree
Multi-processor computer system having memory space accessible t does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-processor computer system having memory space accessible t, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-processor computer system having memory space accessible t will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1496006