Multi-processor cache coherency protocol allowing asynchronous m

Details Multi-processor cache coherency protocol allowing asynchronous m Multi-processor cache coherency protocol allowing asynchronous m

1996-06-18

1998-07-28

Swann, Tod R.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711119, 711130, G06F 1200

Patent

active

057874778

ABSTRACT:
An improved cache coherency protocol is set forth that assures that a collection of processors in a multi-cache system configuration do not disagree about the precedence ordering of store operations that can originate from any and all processors within the system. The protocol maintains coherency while allowing lines to be modified by one processor while other processors access a prior unmodified copy of the line. The benefit of such a system is that line modification need not be done only for lines that are exclusive within the cache that is associated with the modifying processor. The manner in which this coherency is achieved is through the use of line status register which maintains the status of every line in the system and a processor modification register which maintains the identity of all processors that have been granted permission to modify a line that is shared with other processors. The exclusion of the situations where the granting of modify status to a shared line which might create the opportunity for a precedence cycle to materialize is the central aspect of the invention.

REFERENCES:
patent: 4394731 (1983-07-01), Flusche et al.
patent: 5197139 (1993-03-01), Emma et al.
patent: 5241664 (1993-08-01), Ohba et al.
patent: 5265232 (1993-11-01), Gannon et al.
patent: 5297269 (1994-03-01), Donaldson et al.
patent: 5317716 (1994-05-01), Liu
patent: 5361368 (1994-11-01), Herzal et al.
patent: 5406504 (1995-04-01), Denisco et al.
patent: 5566319 (1996-10-01), Lenz
patent: 5603005 (1997-02-01), Bauman et al.
Censier and Feautrier, "A New Solution to Coherence Problems in Multicache Systems", IEEE Transactions on Computers, vol. c-27, No. 12, Abstract, Dec. 1978.
Handy, Jim, "The Cache Memory Book", Academic Press, Inc., pp. 158-190, and 259, 1993.
O'Krafka and Newton, "An Empirical Evaluation of Two Memory-Efficient Directory Methods", IEEE, p. 139, 1990.
"Cache Memories", Alan J. Smith, Computing Surveys, vol. 14, No. 3, Sep. 1982, pp. 473-530.
"Cache system design in the tightly coupled multiprocessor system", C.K. Tang, National Computer Conference, 1976.

Affiliated with

Also associated with

Rating

Multi-processor cache coherency protocol allowing asynchronous m does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-processor cache coherency protocol allowing asynchronous m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-processor cache coherency protocol allowing asynchronous m will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-35273