Multi-processing system with coherent and non-coherent modes

Details Multi-processing system with coherent and non-coherent modes Multi-processing system with coherent and non-coherent modes

2004-07-01

2009-06-16

Ellis, Kevin L (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S147000

Reexamination Certificate

active

07549024

ABSTRACT:
An integrated circuit comprising a plurality of processor cores operable to perform respective data processing operations, at least one of said processor cores being configurable to operate either in a coherent multi-processing mode having access to a coherent region within a memory shared with at least one other processor core or in a non-coherent mode.

REFERENCES:
patent: 5584017 (1996-12-01), Pierce et al.
patent: 6330645 (2001-12-01), Harriman
patent: 2002/0007440 (2002-01-01), Hosoya et al.
patent: 2002/0019921 (2002-02-01), Hagersten et al.
patent: 2002/0138717 (2002-09-01), Joy et al.
patent: 2003/0097539 (2003-05-01), Hagersten
patent: 2003/0115402 (2003-06-01), Dahlgren et al.
patent: 2004/0268044 (2004-12-01), Heller et al.
patent: 2005/0021913 (2005-01-01), Heller, Jr.
patent: 10-97465 (1998-04-01), None
John L. Hennessy and David A. Patterson, Computer Organization and Design, 1998, Morgan Kaufmann Publishers, Inc., second edition, pp. 663-664.
Silicore Corporation, “VME64 to PCI Bridge System-on-Chip (SoC)” Technical Reference Manual, 2002, pp. 1-129.
Silicore Corporation, Wishbone System-on-Chip (SoC) Interonnection Architecture for Portable IP Cores, Rev. B.2, Oct. 2001, pp. 1-109.
Drawing, “Cycle Concurrency in Wishbond Bus Cyckes” Jul. 2006, 1 page.
Synthesizable VHDL source code file representing the PCIWRAP Entity used in the VME64 to PCI Bridge System-on-Chip (SoC), Jan. 2004, 16 pages.
Synthesizable VHDL source code file representing the VMECORE Entity used in the VME64 to PCI Bridge System-on-Chip (SoC), Jan. 2004, 31 pages.
Synthesizable VHDL source code file representing the SEMABUD Entity used in the VME64 to PCI Bridge System-on-Chip (SoC), Jan. 2004, 5 pages.
Synthesizable VHDL source code file representing the SEMABUF Entity used in the VME64 to PCI Bridge System-on-Chip (SoC), Jan. 2004, 6 pages.
Synthesizable VHDL source code file representing the SEMAREG Entity used in the VME64 to PCI Bridge System-on-Chip (SoC), Jan. 2004, 4 pages.

Affiliated with

Also associated with

Rating

Multi-processing system with coherent and non-coherent modes does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-processing system with coherent and non-coherent modes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-processing system with coherent and non-coherent modes will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4137116