Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2011-08-23
2011-08-23
Auve, Glenn A (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S306000
Reexamination Certificate
active
08006024
ABSTRACT:
The present invention relates generally to a generic fabric interconnect system and method for providing a data path between and among nodes and processing elements within an interconnection fabric. More specifically, there is provided a device accessible by a host processor for expanding access over a first bus to a second bus, the first bus and the second bus each being adapted to separately connect to respective ones of a plurality of bus-compatible devices, each device which comprise a link, a first circuit adapted to couple between the first bus and the link, and a second circuit adapted to couple between the link and the second bus, the first circuit and the second circuit each being operated as a bridge and being operable to (a) send outgoing information serially through said link in a form different from that of the first bus and the second bus (b) approve an initial exchange between the first bus and the second bus in response to pending bus transactions having a characteristic signifying a destination across a device, and (c) allow the host processor, communicating through the first bus, to individually address different selectable ones of the bus-compatible devices on the second bus: (i) using on the first bus substantially the same type of addressing as is used to access devices on the first bus, and (ii) without first employing a second, intervening one of the bus-compatible devices on the second bus.
REFERENCES:
patent: 4740954 (1988-04-01), Cotton et al.
patent: 5826048 (1998-10-01), Dempsey et al.
patent: 6070214 (2000-05-01), Ahern
patent: 6108741 (2000-08-01), MacLaren et al.
patent: 6115393 (2000-09-01), Engel et al.
patent: 6131119 (2000-10-01), Fukui
patent: 6151651 (2000-11-01), Hewitt et al.
patent: 6160796 (2000-12-01), Zou
patent: 6260092 (2001-07-01), Story et al.
patent: 6418504 (2002-07-01), Conway et al.
patent: 6446142 (2002-09-01), Shima et al.
patent: 6529963 (2003-03-01), Fredin et al.
patent: 6556541 (2003-04-01), Bare
patent: 6567876 (2003-05-01), Stufflebeam
patent: 6636512 (2003-10-01), Lorrain et al.
patent: 6646983 (2003-11-01), Roy et al.
patent: 6658521 (2003-12-01), Biran et al.
patent: 6678781 (2004-01-01), Domon
patent: 6704819 (2004-03-01), Chrysanthakopoulos
patent: 6711647 (2004-03-01), Holehan
patent: 6715022 (2004-03-01), Ahern
patent: 6728777 (2004-04-01), Lee et al.
patent: 6910090 (2005-06-01), Scheel et al.
patent: 6934283 (2005-08-01), Warner
patent: 6940814 (2005-09-01), Hoffman
patent: 6996658 (2006-02-01), Brocco et al.
patent: 7043541 (2006-05-01), Bechtolsheim et al.
patent: 7062581 (2006-06-01), Brocco et al.
patent: 7146452 (2006-12-01), Brocco et al.
patent: 2001/0025329 (2001-09-01), Sheikh et al.
patent: 2002/0051445 (2002-05-01), Drottar et al.
patent: 2002/0136202 (2002-09-01), Droz et al.
patent: 2003/0037199 (2003-02-01), Solomon et al.
patent: 2004/0128410 (2004-07-01), Mayhew et al.
patent: 2005/0078647 (2005-04-01), Meier et al.
patent: 2005/0080976 (2005-04-01), Brocco et al.
patent: 2005/0094568 (2005-05-01), Judd
patent: 2005/0094630 (2005-05-01), Valdevit
patent: 9400937 (1994-01-01), None
PCI-to-PCI Bridge Architecture Specification, Revision 1.1; PCI Special Interest Group; Dec. 18, 1998; pp. 19-21.
Official Action issued in U.S. Appl. No. 10/660,188 dated Jun. 11, 2007, 9 pages.
Response to Official Action issued in U.S. Appl. No. 10/660,188 dated Jun. 11, 2007, 12 pages filed Sep. 12, 2007.
Official Action issued in U.S. Appl. No. 10/660,188 dated Nov. 28, 2007, 10 pages.
Response to Official Action issued in U.S. Appl. No. 10/660,188 dated Nov. 28, 2007, 14 pages filed Feb. 8, 2008.
Official Action issued in U.S. Appl. No. 10/660,188 dated Mar. 11, 2008, 9 pages.
Response to Official Action issued in U.S. Appl. No. 10/660,188 dated Mar. 11, 2008, 9 pages filed May 7, 2008.
Official Action issued in U.S. Appl. No. 10/660,188 dated Aug. 6, 2008, 6 pages.
Response to Official Action issued in U.S. Appl. No. 10/660,188 dated Aug. 6, 2008, 9 pages filed Feb. 5, 2009.
Bob Davis, “AS Design Issues,” Network Appliance, Inc., Jan. 5, 2003, 41 pages.
David Mayhew et al., “PCI Express and Advanced Switching: Evolutionary Path to Building Next Generation Interconnects,” 9 pages.
“Advanced Switching for the PCI Express Architecture: the unifying interface for both control and data planes in a converged computing and communications environment,” Intel Corp., 2003, 12 pages.
“Advanced Switching Architecture,” Intel Developer Forum, Sep. 17, 2003, 52 pages.
Kiran Puranik, Xilinx, “Digging into Advanced Switching Spec,” CommsDesign, Apr. 10, 2003, 16 pages.
Brocco Lynne M.
Comins Todd R.
Dohm Nathan J.
Mayhew David E.
McMaster Carey J.
Auve Glenn A
Jinsalas Solutions, LLC
LandOfFree
Multi-port system and method for routing a data element... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-port system and method for routing a data element..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-port system and method for routing a data element... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2640341