Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2001-05-01
2004-02-10
Dang, Khanh (Department: 2181)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S310000, C710S312000
Reexamination Certificate
active
06691200
ABSTRACT:
BACKGROUND OF INVENTION
This invention relates to peripheral bus bridges, and more particularly to concurrent transactions on a multi-port PCI bridge.
The rapid and widespread acceptance of the personal computer (PC) is in part due to the ability to expand its functionality. Expansion cards could be inserted into AT-bus connectors in early PC's, allowing a modem, network adapter, expansion memory, or audio card to be added to the PC. While many PC's continue to use the AT expansion bus, many also include the higher-performance Peripheral Component Interconnect (PCI) bus. Higher-performance PCI cards can be inserted into PCI connectors or slots on such PC's.
Various chip sets have been developed to interface the PC's local processor bus to one or more PCI buses. The PCI bus can be divided or segmented into two or more PCI buses, thus reducing the bus loading and improving performance. Various PCI-to-PCI bus bridges have been developed. While many 2-port bridges are available, a multi-port bridge allows 3 or more PCI busses to be used, further dividing the bus load and potentially improving performance. Compare Olarig, U.S. Pat. No. 5,878,237 to Lange, U.S. Pat. No. 5,941,970.
While PCI bridges are useful, it is desirable for the bridge to be able to handle concurrent transactions from different buses. While some concurrency is permitted, transaction concurrency may be limited to memory transactions for different addresses, such as for different lines in a cache.
What is desired is a multi-port PCI-to-PCI bridge. A PCI bridge that can connect to more than two PCI buses is desirable. A multi-port PCI bridge that processes concurrent transactions is desired. Concurrent transaction processing without memory address limitations is further desired.
REFERENCES:
patent: 5392407 (1995-02-01), Heil et al.
patent: 5522050 (1996-05-01), Amini et al.
patent: 5535340 (1996-07-01), Bell et al.
patent: 5548730 (1996-08-01), Young et al.
patent: 5632021 (1997-05-01), Jennings et al.
patent: 5664122 (1997-09-01), Rabe et al.
patent: 5712986 (1998-01-01), Vo
patent: 5768548 (1998-06-01), Young et al.
patent: 5802333 (1998-09-01), Melvin
patent: 5815677 (1998-09-01), Goodrum
patent: 5878237 (1999-03-01), Olarig
patent: 5881254 (1999-03-01), Corrigan et al.
patent: 5941970 (1999-08-01), Lange
patent: 5983306 (1999-11-01), Corrigan et al.
patent: 6092141 (2000-07-01), Lange
patent: 6272582 (2001-08-01), Streitenberger et al.
PCI Special Interest Group, “PCI-to-PCI Bridge Architecture Specification”, Rev. 1.1, Dec. 18, 1998, pp. 1-148.
Wong Kimchung Arthur
Zhou Zhinan
Auvinen Stuart T.
Dang Khanh
Pericom Semiconductor Corp.
LandOfFree
Multi-port PCI-to-PCI bridge with combined address FIFOs but... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-port PCI-to-PCI bridge with combined address FIFOs but..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-port PCI-to-PCI bridge with combined address FIFOs but... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3300971