Multi-port memory emulation using tag registers

Details Multi-port memory emulation using tag registers Multi-port memory emulation using tag registers

1995-09-01

1996-10-08

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Simultaneous operations

36523003, 36523008, G11C 1300

Patent

active

055638295

ABSTRACT:
A method of implementing a multi-port memory circuit in the memory resources of configuration logic blocks of programmable logic devices. The multi-port memory circuit to be implemented comprises a memory array having memory locations for storing data, read ports for reading data from the memory array and write ports for writing data to the memory array. Multiple duplications of the memory array are created in order to implement as many read ports and write ports as the multi-port memory circuit being implemented. The memory locations within the duplicate memory arrays are tagged to indicate which memory location had data written therein last so that only the last written data will be read through the various read ports.

REFERENCES:
patent: 4831591 (1989-05-01), Imazeki

Affiliated with

Also associated with

Rating

Multi-port memory emulation using tag registers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-port memory emulation using tag registers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-port memory emulation using tag registers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-62421