Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate
1998-03-05
2001-05-15
Ellis, Kevin L. (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
C711S149000
Reexamination Certificate
active
06233659
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention is directed generally to multi-port random access memories (RAMs) and, more particularly, to a multi-port RAM having multiple operating modes.
2. Description of the Background
RAMs having two or more ports are known as multi-port RAMs. Multi-port RAMs allow two or more devices to share and manipulate a common set of data at the same time. There are several variations of multi-port RAMs such as video RAMs (VRAMs), two and three port RAMs, and RAMs having a combination of random access and sequential access ports, all of which are described in U.S. Pat. No. 4,891,794, issued to Hush et al. and assigned to Micron Technology, Inc., and U.S. Pat. No. 5,450,355, issued to Hush and assigned to Micron Technology, Inc., both of which are hereby incorporated by reference. Multi-port RAMs come in many variations and have many applications.
Multi-port RAMs have the disadvantage that data collisions occur when two or more ports attempt to access the same memory address at the same time. Data collisions often result in corrupt data at the data address where the collision occurs, and as a result, the integrity of the data must be restored, resulting in lost process cycles. To prevent data collisions, access to a multi-port RAM needs to be monitored and controlled. If two or more ports attempt to access the same data address, one port will be given immediate access, and the other port will be given an interrupt signal and forced to wait. Multi-port RAMs can typically determine when a data collision has already occurred, but require the help of external devices to prevent a data collision.
An approach to preventing data collisions in a dual port RAM is described in U.S. Pat. No. 5,454,095, issued to Kraemer et al. A dual port RAM is divided into two regions with one port having read only access to one region and write only access to the other region, while the other port has the opposite privileges. That alone, however, does not prevent data collisions, so the ports are further restricted such that both must perform the same function, either a read or a write, at the same time. Although those devices successfully eliminate data collisions without the need for external devices, they limit the usefulness of the dual port RAMs.
Expanding a memory array using multi-port RAMs is often a complex procedure. Most multi-port RAMs come in two variations, a master and a slave. In a memory array there must be only one master, and the remainder slaves. The master monitors the addresses being accessed by each port, and with the help of external devices, may provide an interrupt signal to prevent data collisions. In that way, if a potential data collision is sensed, the master decides which port may access the memory address immediately and which port or ports must wait. If more than one master is used, there may be conflicting decisions between the masters so that one master inhibits one port, while another master inhibits the other port, resulting in neither port gaining access to the RAM. Thus, the need exists to provide a multi-port RAM which has the capability to avoid collisions without the need for external devices. The need also exists for a multi-port RAM architecture which avoids the master/slave functions such that expansion can be easily accomplished.
SUMMARY OF THE INVENTION
The present invention is directed to a multi-port memory device responsive to two systems. The device includes an array of memory cells each represented by a unique row and column address. The memory device has first and second input/output ports and an input/output control circuit, responsive to the first and second input/output ports, for writing data into and reading data of the array. The device further includes a first signal decoder responsive to the first system for producing first signals for accessing a cell within said array. The device also includes a second signal decoder responsive to the second system for producing second signals for accessing a cell within the array. A control circuit is responsive to the first and second systems for identifying which of the systems is entitled to access to the array in the event both systems seek access to the same address at the same time.
The address and data associated with the address from the system not having access are saved so that the operation can be performed when access is granted.
The present invention allows multiple processors to share a common memory while eliminating support devices typically found in the prior art. The memory device of the present invention allows the processors associated with the first and second systems to run at the same or different speeds and to access the common memory at the same or different times.
According to one embodiment of the present invention, the memory device can be allocated to allow either the entire memory to be accessible by both processors or divided so that each processor has write and read privileges with respect to some portion of the memory. The ability to control access privileges is determined by two mode signals which provide four different modes of operation. Because the control circuit of the present invention controls the storage of information associated with the row and column signals of the system not granted access, no interrupt signals are generated to interrupt the operation of the processors. Also, the design of the present invention is completely expandable in both address size and data word size without requiring the selection of a master and slave components. Those advantages and benefits of the present invention, and others, will become apparent from the description of the preferred embodiments appearing hereinbelow.
REFERENCES:
patent: 4325116 (1982-04-01), Kranz et al.
patent: 4511960 (1985-04-01), Boudreau
patent: 4698753 (1987-10-01), Hubbins et al.
patent: 5043937 (1991-08-01), Glaise et al.
patent: 5459842 (1995-10-01), Begun et al.
patent: 5568615 (1996-10-01), Sederlund et al.
patent: 5659711 (1997-08-01), Sugita
Cohen Robert
Ladwig Jeff
Ellis Kevin L.
Micro)n Technology, Inc.
Thorp Reed & Armstrong
LandOfFree
Multi-port memory device with multiple modes of operation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-port memory device with multiple modes of operation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-port memory device with multiple modes of operation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2544058