Multi-port memory device having precharged bit lines

Details Multi-port memory device having precharged bit lines Multi-port memory device having precharged bit lines

1992-05-27

1994-05-31

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Simultaneous operations

365203, 365207, 365210, G11C 1300

Patent

active

053175379

ABSTRACT:
A multi-port memory device has a memory cell array including one or more memory blocks each of which has a plurality of memory cells arranged in rows and columns, and a plurality of dummy cells, with one dummy cell being provided for each row of memory cells in each of the memory blocks so that the dummy cells are connected with associated ones of the word lines extending in the row direction. The dummy cells are further connected with dummy cell bit lines extending in the column direction. Sense amplifiers are connected to receive outputs of those memory cells in the memory cell array which are selected in a memory cell selection operation and outputs of those dummy cells among the plurality of dummy cells which are selected in the memory cell selection operation for amplifying differences between the selected memory cell outputs and the selected dummy cell outputs. Precharging and shielding arrangements are also provided for improved operation.

REFERENCES:
patent: 4962476 (1990-10-01), Kawada
patent: 5185722 (1993-02-01), Ota et al.

Affiliated with

Also associated with

Rating

Multi-port memory device having precharged bit lines does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-port memory device having precharged bit lines, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-port memory device having precharged bit lines will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1633075