Static information storage and retrieval – Addressing – Multiple port access
Reexamination Certificate
2008-05-06
2008-05-06
Ho, Hoai V. (Department: 2827)
Static information storage and retrieval
Addressing
Multiple port access
C365S233100
Reexamination Certificate
active
11375568
ABSTRACT:
A multi-port memory device providing various frequencies for ports is disclosed. The multi-port memory device includes a memory core, a clock generator and a plurality of ports. The clock generator generates an internal clock signal based on an external clock signal. Each of the ports has a local clock generator that generates a local clock signal having a predetermined frequency based on the internal clock signal and accesses the memory core in response to the local clock signal. The multi-port memory device may generate various frequencies for ports without increasing the number of pins for receiving clock signals.
REFERENCES:
patent: 5812490 (1998-09-01), Tsukude
patent: 5959937 (1999-09-01), Randolph et al.
patent: 6157990 (2000-12-01), Randolph et al.
patent: 6229368 (2001-05-01), Lee
patent: 6256256 (2001-07-01), Rao
patent: 2002-197864 (2002-07-01), None
patent: 10-2000-0018316 (2000-04-01), None
patent: 10-2002-0050092 (2002-06-01), None
Harness & Dickey & Pierce P.L.C.
Ho Hoai V.
LandOfFree
Multi-port memory device and method of controlling the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-port memory device and method of controlling the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-port memory device and method of controlling the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3923096