Static information storage and retrieval – Read/write circuit – Simultaneous operations
Patent
1993-02-05
1995-09-12
LaRoche, Eugene R.
Static information storage and retrieval
Read/write circuit
Simultaneous operations
36523005, 36523009, 365239, 365221, G11C 700, G11C 1140, G11C 800
Patent
active
054503558
ABSTRACT:
A multi-port memory device includes a row-column array, a random access port, a plurality of bidirectional serial access memory (SAM) ports, and a switching network. There is one SAM port for each of a plurality of sets of columns. The switching network selectively couples each SAM port with each set, each set with each other set, and each SAM port with each other SAM port. A video random access memory (VRAM) or a multi-port dynamic random access memory (DRAM) of the present invention provides increased flexibility in smaller die area.
REFERENCES:
patent: 4825411 (1989-04-01), Hamano
patent: 4851834 (1989-07-01), Stockebrand et al.
patent: 4855959 (1989-08-01), Kobayashi
patent: 4891794 (1990-01-01), Hush et al.
patent: 5065369 (1991-11-01), Toda
patent: 5121360 (1992-06-01), West et al.
patent: 5265049 (1993-09-01), Watanabe
Bachand William R.
Hoang Huan
LaRoche Eugene R.
Micron Semiconductor Inc.
Teitelbaum Ozer M. N.
LandOfFree
Multi-port memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-port memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-port memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-410790