Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2011-08-09
2011-08-09
Baderman, Scott T (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
Reexamination Certificate
active
07996715
ABSTRACT:
A new multi nodal computer system comprising a number of nodes on which chips of different types reside. The new multi nodal computer system is characterized in that there is one clock chip per node, each clock chip controlling only the chips residing on that node said chips being appropriate for sending a check stop request to the associated clock chip in case of a malfunction. A new check stop handling method is characterized in that depending on the source of the check stop request the clock chip that received the check stop request initiates a system check stop, a node check up, or a chip check stop.
REFERENCES:
patent: 4396995 (1983-08-01), Grau
patent: 6424576 (2002-07-01), Antosh et al.
patent: 6606743 (2003-08-01), Raz et al.
patent: 2003/0131044 (2003-07-01), Nagendra et al.
patent: 2005/0087381 (2005-04-01), Tobata
patent: 2005/0097381 (2005-05-01), Tsai
IBM TDB, Jaber TK, Checkstop Architecture for a Multiprocessor System, Jan. 1991, IBM Techincal Disclosure Bulletin, vol. 33 No. 8, pp. 321-323 http://www.ip.com/pubview/IPCOM000119334D.
USPTO U.S. Appl. No. 11/013,728, filed Dec. 16, 2004, K. Rebmann et al., Office Action dated Oct. 3, 2007.
USPTO U.S. Appl. No. 11/013,728, filed Dec. 16, 2004, K. Rebmann et al., Office Action dated Apr. 4, 2008.
USPTO U.S. Appl. No. 11/013,728, filed Dec. 16, 2004, K. Rebmann et al., Final Office Action dated Dec. 7, 2007.
USPTO U.S. Appl. No. 11/013,728, filed Dec. 16, 2004, K. Rebmann et al., Notice of Allowance dated Sep. 17, 2008.
Jaber, T “Checkstop Architecture for a Multiprocessor System”, IBM Technical Disclosure Bulletin, No. 8, Jan. 1, 1991, pp. 321-323.
Gilbert Thomas E.
McNamara Timothy G.
Meaney Patrick J.
Rebmann Karin
Schmunkamp Dietmar
Baderman Scott T
Chiu Steven
International Business Machines - Corporation
Patel Jigar
LandOfFree
Multi nodal computer system and method for handling check... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi nodal computer system and method for handling check..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi nodal computer system and method for handling check... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2654208