Electrical computers and digital processing systems: memory – Address formation – Varying address bit-length or size
Reexamination Certificate
1999-03-09
2001-11-06
Bragdon, Reginald G. (Department: 2186)
Electrical computers and digital processing systems: memory
Address formation
Varying address bit-length or size
C711S214000, C711S220000
Reexamination Certificate
active
06314504
ABSTRACT:
BACKGROUND OF THE INVENTION
The invention relates to improved microcomputer architectures, particularly for use in battery powered equipment.
While microprocessors are general-purpose data processing devices, many microprocessor applications are specific in nature. When the application for a microprocessor is not principally the provision of computer facilities, but the inclusion of a microprocessor in the equipment is merely incidental, being for example simply a convenient technical solution to an internal control problem, then the application is termed an “embedded microprocessor” application. Since the provision of computing facilities in embedded applications is not the principal aim, the embedded microprocessor should ideally impact as little as possible on the size, cost and power consumption while satisfying the main objectives of the application.
A typical embedded microprocessor application is a radiotelephone such as a cellular telephone. A cellular telephone is operable in conjunction with a cellular telephone system of remotely located base stations and switches to provide two-way voice and data communications for a user of the cellular telephone. The principal objective of the microprocessor application is to provide two-way voice communication between the cellular subscriber and a remote base station or another telephone subscriber. An incidental need arises for a microcomputer to handle aspects such as receiving and responding to signalling messages from the network that address calls to particular phones or carry other commands during a call. Examples of such commands include turning the mobile phone transmit power up and down or causing the phone to change frequency to handover to different base stations as the telephone moves from one area to another.
An important design goal for radiotelephones such as a cellular telephone is the minimization of current drain by the electrical components of the radiotelephone. Current drain is related to battery life. It is desirable to maximize battery life for user convenience and for other reasons. To maximized battery life, it is desirable to minimize current drain during all operating modes of the radiotelephone.
Modern cellular phones have increasing requirements for software control programs to handle ever more sophisticated network features such as digital voice transmission, data modes, short message services, etc. The volume of software typically included in a phone today is stretching the capabilities of the simplest low-power microprocessors that typically are limited to 64k bytes of memory address space. Unfortunately, processors designed to address much greater memories were conceived for applications other than the battery-power-limited embedded application such as a radiotelephone. Such a processor would severely impact battery life if used in a battery powered application. Power consumption of a microprocessor during execution is also related to the number of memory bits that have to be read or written to perform a given task. Thus in the interests of low power consumption for embedded, battery-powered applications, a high program efficiency is desirable. Consequently, there is a need for a new microcomputer architecture that is convenient to program, has much expanded address space, and yet is efficient on program memory utilization and power consumption for embedded applications.
BRIEF SUMMARY OF THE INVENTION
By way of introduction only, a processor and method in accordance with the present invention provide new addressing modes to reduce the number of bytes of data communicated between the processor and external memory. A full 32-bit memory space is addressable. However, most instructions use only one or two bytes to reduce external memory access and the concomitant power consumption.
REFERENCES:
patent: 4679140 (1987-07-01), Gotou et al.
patent: 4876639 (1989-10-01), Mensch, Jr.
patent: 4893235 (1990-01-01), Butts, Jr. et al.
patent: 5666510 (1997-09-01), Mitsuishi et al.
patent: 5680567 (1997-10-01), Dent
patent: 5687344 (1997-11-01), Mitsuishi et al.
patent: 5809274 (1998-09-01), Nishimukai et al.
“Register Relocation: Flexible Contents for Multithreading,” Carl a Waldsburger and William E. Weihl, IEEE, 1993.
Bragdon Reginald G.
Brinks Hofer Gilson & Lione
Chace Christian P.
Ericsson Inc.
LandOfFree
Multi-mode memory addressing using variable-length does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-mode memory addressing using variable-length, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-mode memory addressing using variable-length will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2617646