Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
1999-02-01
2001-02-13
Ray, Gopal C. (Department: 2181)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C710S107000, C709S241000
Reexamination Certificate
active
06189061
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to the atomic transfer of data on a bus.
BACKGROUND OF THE INVENTION
In the electronic arts it is often desired to perform data exchange between different devices. These data can be information to be processed further by the receiving device or control signals controlling the receiving device. The several devices are connected by a bus which allows data transfer from one sending device to typically one receiving device at a time. Master devices are authorized to demand bus access in order to initiate such a data transfer, slave devices can not initiate a transfer. Several masters can demand bus access simultaneously and arbitrate for the bus. An arbiter grants the bus to the master who wins the arbitration.
In typical bus systems, at least one slave is a memory. A memory often needs to reply in an indivisible access to one or more subsequent bus transactions with the same bus master. Such bus transactions are called “atomic” and include “read after write” or “write after read”. Here, “read after write” includes several successive reads followed by a final write and “write after read” includes several successive writes followed by a final read. Some buses support atomicity, e.g. the VME bus has a special signal line to “lock” the bus for atomic transactions and prevent access by other masters. But in these cases the bus including the protocol must be constructed to allow atomic transactions.
Write after read as well as read after write transactions are necessary in a Content Associative Memory (CAM). It is desirable to connect CAM to an existing system without having to modify the bus or the bus protocol.
There is a need for making atomic transactions possible on a bus without changing the bus width or the bus protocol.
REFERENCES:
patent: 5249297 (1993-09-01), Brockmann et al.
patent: 5446862 (1995-08-01), Ohkami
patent: 5519838 (1996-05-01), Ziegler et al.
patent: 5581713 (1996-12-01), Myers et al.
patent: 5752081 (1998-05-01), Jirgal
patent: 5930822 (1999-07-01), Chaney et al.
patent: 6012116 (2000-01-01), Aybay et al.
patent: 0 737 924 (1996-10-01), None
patent: 0 798 894 (1997-10-01), None
patent: 2 313 986 (1997-12-01), None
patent: 8-339346 (1996-12-01), None
patent: WO 96/41271 (1996-12-01), None
Halevi Noam
Katz Itai
Kopzon Vladislav
Kurnick Moti
Motorola Inc.
Ray Gopal C.
LandOfFree
Multi-master bus system performing atomic transactions and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-master bus system performing atomic transactions and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-master bus system performing atomic transactions and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2608557