Multi-level persisted template caching

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C711S137000

Reexamination Certificate

active

11088402

ABSTRACT:
Methods and apparatuses are provided for use with a web server device, and which permit the web server logic to selectively store template data associated with one or more Active Server Pages (ASPs) or other like web pages in a multiple-level template storage arrangement that includes a first level storage mechanism within primary memory and at least one subsequent level storage mechanism within a secondary memory device.

REFERENCES:
patent: 5146593 (1992-09-01), Brandle et al.
patent: 5155837 (1992-10-01), Liu et al.
patent: 5706507 (1998-01-01), Schloss
patent: 5715386 (1998-02-01), Fulton, III et al.
patent: 5918226 (1999-06-01), Tarumi et al.
patent: 5930830 (1999-07-01), Mendelson et al.
patent: 6098064 (2000-08-01), Pirolli et al.
patent: 6188698 (2001-02-01), Galand et al.
patent: 6219760 (2001-04-01), McMinn
patent: 6223202 (2001-04-01), Bayeh
patent: 6463465 (2002-10-01), Nieuwejaar
patent: 6542920 (2003-04-01), Belkin et al.
patent: 6574712 (2003-06-01), Kahle et al.
patent: 6594784 (2003-07-01), Harper et al.
patent: 6622168 (2003-09-01), Datta
patent: 6629266 (2003-09-01), Harper et al.
patent: 6732138 (2004-05-01), Browning et al.
patent: 6810495 (2004-10-01), Castelli et al.
patent: 6820215 (2004-11-01), Harper et al.
patent: 6915384 (2005-07-01), Mitra et al.
patent: 6978398 (2005-12-01), Harper et al.
patent: 2002/0047899 (2002-04-01), Son et al.
patent: 2002/0062372 (2002-05-01), Hong et al.
patent: 2002/0069420 (2002-06-01), Russell et al.
patent: 2002/0078174 (2002-06-01), Sim et al.
patent: 2002/0087612 (2002-07-01), Harper et al.
patent: 2002/0087797 (2002-07-01), Adrangi
patent: 2002/0120710 (2002-08-01), Chintalapati et al.
patent: 2002/0129123 (2002-09-01), Johnson et al.
patent: 2002/0147966 (2002-10-01), Frazier
patent: 2002/0152328 (2002-10-01), Kagan et al.
patent: 2002/0161908 (2002-10-01), Benitez et al.
patent: 2003/0061378 (2003-03-01), Mazzitelli
patent: 2003/0079154 (2003-04-01), Park et al.
patent: 2003/0135464 (2003-07-01), Mourad et al.
Tanenbaum, “Structured Computer Organization”, Prentice-Hall Inc, 1984, pp. 1-5.
Li et al., “An Approach for Estimation of Software Aging in a Web Server”, 2002, IEEE.
Mercer et al., Processor capacity reserves: an abstraction for managing processor usage, Workstation Operating sytems, 1993. Proceedings. Fourth Wordshop on, Oct. 14-15, 1993 pp. 129-134.
Zhou et al., Processor-pool-based scheduling for large-scale NUMA multiprocessors, Joint Internation Conference on Measurement and Modeling of Computer Systems, pp. 133-142, Year of Publication: 1991.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Multi-level persisted template caching does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-level persisted template caching, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-level persisted template caching will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3843774

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.