Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1997-12-30
2000-05-30
Niebling, John F.
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438685, 438688, 427531, 427566, 427576, 427597, H01L 2144
Patent
active
06069078&
ABSTRACT:
A method of forming metallization layers and vias as part of an interconnect structure within an integrated circuit ("IC") is disclosed. The metallization layers and vias are formed of an alloy consisting of tungsten and one or more other materials such as aluminum, gold, copper, cobalt, titanium, molybdenum or platinum. In the alternative, the alloy may include aluminum and exclude tungsten. The alloy that forms the metallization layers and vias is deposited onto the IC substrate using ionized cluster beam ("ICB") apparatus. The IC substrate is an "in-process" IC in that various active devices (e.g., bipolar and/or MOS transistors), resistors and capacitors are formed in the substrate using conventional techniques prior to the ICB deposition of the alloy layers. Intermediate IC substrate processing steps (e.g., patterning and etching to form the vias) may take place in-between ICB deposition steps.
REFERENCES:
patent: 4091138 (1978-05-01), Takagi et al.
patent: 4755438 (1988-07-01), Morimoto et al.
patent: 4944961 (1990-07-01), Lu et al.
patent: 4954214 (1990-09-01), Ho
patent: 5011732 (1991-04-01), Takeuchi et al.
patent: 5091339 (1992-02-01), Carey
patent: 5110435 (1992-05-01), Haberland
patent: 5196102 (1993-03-01), Kumar
patent: 5208170 (1993-05-01), Kobeda et al.
patent: 5252382 (1993-10-01), Li
patent: 5344785 (1994-09-01), Jerome et al.
patent: 5350607 (1994-09-01), Tyson et al.
patent: 5354712 (1994-10-01), Ho et al.
patent: 5380683 (1995-01-01), Tyson et al.
patent: 5439731 (1995-08-01), Li et al.
patent: 5466635 (1995-11-01), Lynch et al.
patent: 5514622 (1996-05-01), Bornstein et al.
Jerome Rick C.
Weaver James C.
Niebling John F.
UTMC Microelectronic Systems Inc.
Zarneke David A.
LandOfFree
Multi-level interconnect metallization technique does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-level interconnect metallization technique, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-level interconnect metallization technique will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1909945