Multi-level DRAM controller to manage access to DRAM

Details Multi-level DRAM controller to manage access to DRAM Multi-level DRAM controller to manage access to DRAM

2011-08-16

2011-08-16

Choe, Yong (Department: 2185)

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

C711S104000

Reexamination Certificate

active

08001338

ABSTRACT:
Providing for multi-tiered RAM control is provided herein. As an example, a RAM access management system can include multiple input controllers each having a request buffer and request scheduler. Furthermore, a request buffer associated with a controller can vary in size with respect to other buffers. Additionally, request schedulers can vary in complexity and can be optimized at least for a particular request buffer size. As a further example, a first controller can have a large memory buffer and simple scheduling algorithm optimized for scalability. A second controller can have a small memory buffer and a complex scheduler, optimized for efficiency and high RAM performance. Generally, RAM management systems described herein can increase memory system scalability for multi-core parallel processing devices while providing an efficient and high bandwidth RAM interface.

REFERENCES:
patent: 5630096 (1997-05-01), Zuravleff et al.
patent: 5713037 (1998-01-01), Wilkinson et al.
patent: 6839797 (2005-01-01), Calle et al.
patent: 6944730 (2005-09-01), Lai et al.
patent: 7127574 (2006-10-01), Rotithor et al.
patent: 7149857 (2006-12-01), Jeddeloh
patent: 7178004 (2007-02-01), Polansky
patent: 7194561 (2007-03-01), Weber
patent: 2005/0198413 (2005-09-01), Moyer
patent: 2006/0248261 (2006-11-01), Jacob et al.
patent: 2007/0005934 (2007-01-01), Rotithor et al.
patent: 2007/0011396 (2007-01-01), Singh et al.
patent: 2007/0283356 (2007-12-01), Du et al.
International Search Report and Written Opinion mailed Feb. 27, 2009 for PCT Application No. PCT/US2008/072276, 12 pages.
Sven Heithecker and Rolf Ernst, “Traffic Shaping for an FPGA based SDRAM Controller with Complex QoS Requirements”, Institute of Computer and Communication Network Engineering Technical University of Braunschweig, 34.5, DAC 2005, Jun. 13-17, 2005, Anaheim, California, USA http://delivery.acm.org/10.1145/1070000/1065729/p575-heithecker.pdf?key1=1065729&key2=2495585811&coll=GUIDE&dl=GUIDE&CFID=25437816&CFTOKEN=72657958.
Aristides Nikologiannis, “Efficient Per-Flow Queueing in DRAM at OC-192 Line Rate using Out-of-Order Execution Techniques”, ICS, Forth, Nov. 2000, 104 pages. http://archvlsi.ics.forth.gr/muqpro/qmDRAM—niko—tr279.pdf.
W. Lin, S. Reinhardt, D. Burger, “Reducing DRAM Latencies with an Integrated Memory Hierarchy Design,” In Proc. 7 th Int symposium on High-Performance Computer Architecture, Jan. 2001. http://www.ece.umd.edu/courses/enee759h.S2003/references/HPCA01.pdf.

Affiliated with

Also associated with

Rating

Multi-level DRAM controller to manage access to DRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-level DRAM controller to manage access to DRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-level DRAM controller to manage access to DRAM will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2682938