Electrical computers and digital data processing systems: input/ – Access arbitrating – Hierarchical or multilevel arbitrating
Reexamination Certificate
2005-12-13
2005-12-13
Myers, Paul R. (Department: 2112)
Electrical computers and digital data processing systems: input/
Access arbitrating
Hierarchical or multilevel arbitrating
C710S244000
Reexamination Certificate
active
06976109
ABSTRACT:
A method for bus arbitration comprising assigning priorities changeable with time to requesters of a data bus, and for simultaneous bus requests by more than one requestor, granting usage of the bus to the requester with the highest priority at the time of the bus requests.
REFERENCES:
patent: 3787631 (1974-01-01), Lewis
patent: 4009470 (1977-02-01), Danilenko et al.
patent: 5151994 (1992-09-01), Wille et al.
patent: 5241632 (1993-08-01), O'Connell et al.
patent: 5528767 (1996-06-01), Chen
patent: 5530903 (1996-06-01), Calvignac et al.
patent: 5546548 (1996-08-01), Chen et al.
patent: 5572686 (1996-11-01), Nunziata et al.
patent: 5689657 (1997-11-01), Desor et al.
patent: 5729702 (1998-03-01), Creedon et al.
patent: 5933616 (1999-08-01), Pecone et al.
patent: 6016528 (2000-01-01), Jaramillo et al.
patent: 6026461 (2000-02-01), Baxter et al.
patent: 6092137 (2000-07-01), Huang et al.
patent: 6157989 (2000-12-01), Collins et al.
patent: 2003/0229742 (2003-12-01), Moss
patent: DT 2606210 (1981-02-01), None
patent: 1530173 (1978-10-01), None
Dekel Patent Ltd.
Klein David
Myers Paul R.
NeoMagic Israel Ltd.
Stiglic Ryan
LandOfFree
Multi-level and multi-resolution bus arbitration does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-level and multi-resolution bus arbitration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-level and multi-resolution bus arbitration will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3491103