Multi-layered memory devices

Details Multi-layered memory devices Multi-layered memory devices

2011-03-01

2011-03-01

Ho, Hoai V (Department: 2827)

Static information storage and retrieval

Addressing

Plural blocks or banks

C365S051000, C365S063000, C365S148000, C365S158000, C365S230060

Reexamination Certificate

active

07898893

ABSTRACT:
A multi-layered memory device is provided. The multi-layered memory device includes two or more memory units and an active circuit unit arranged between each of the two or more memory units. The active circuit includes a decoder. Each memory unit includes one or more memory layers. Each memory layer includes a memory array.

REFERENCES:
patent: 5687108 (1997-11-01), Proebsting
patent: 5991224 (1999-11-01), Aipperspach et al.
patent: 6185122 (2001-02-01), Johnson et al.
patent: 6594169 (2003-07-01), Sakui
patent: 2006/0164882 (2006-07-01), Norman
patent: 2006/0262587 (2006-11-01), Matsui et al.
patent: 2007/0153620 (2007-07-01), Kang
patent: 2008/0043559 (2008-02-01), Norman
patent: 2008/0198646 (2008-08-01), Park et al.
patent: 1020010088672 (2001-09-01), None
Korean Office Action and English translation dated May 22, 2009.
Korean Office Action dated May 22, 2009.
European Search Report dated Sep. 29, 2009.

Affiliated with

Also associated with

Rating

Multi-layered memory devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-layered memory devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-layered memory devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2762234