Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Multiple housings
Reexamination Certificate
2007-03-20
2007-03-20
Pert, Evan (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Multiple housings
C257S712000, C257S713000, C257SE25013, C257SE25017, C257SE23085
Reexamination Certificate
active
10863153
ABSTRACT:
A power array includes a plurality of FET power assemblies and each FET power assembly has at least one field effect transistor mounted to a ciruit board. The circuit boards are arranged atop each other. A power supply pin extends through the circuit boards and is connected to a power input of each field effect transistor. A power output of each FET power assembly is connected to a power output pin which extends through each of the circuit boards. A heat sink is mounted to the power array beneath the lowest FET power assembly and is thermally connected to the field effect transistors of each FET power assembly. A method of assembling a power array including a plurality of FET power assemblies with at least one field effect transistor.
REFERENCES:
patent: 4495546 (1985-01-01), Nakamura et al.
patent: 4567543 (1986-01-01), Miniet
patent: 4574879 (1986-03-01), DeGree et al.
patent: 4602125 (1986-07-01), West et al.
patent: 4602678 (1986-07-01), Fick
patent: 4666545 (1987-05-01), DeGree et al.
patent: 4685987 (1987-08-01), Fick
patent: 4755249 (1988-07-01), DeGree et al.
patent: 4792879 (1988-12-01), Bauknecht et al.
patent: 4810563 (1989-03-01), DeGree et al.
patent: 4842911 (1989-06-01), Fick
patent: 4853763 (1989-08-01), Degree et al.
patent: 4959630 (1990-09-01), Yerman et al.
patent: 5170326 (1992-12-01), Meny et al.
patent: 5276421 (1994-01-01), Boitard
patent: 5448511 (1995-09-01), Paurus et al.
patent: 5463530 (1995-10-01), DeGree
patent: 5519358 (1996-05-01), Tserng
patent: 5650593 (1997-07-01), McMillan et al.
patent: 5679457 (1997-10-01), Bergerson
patent: 5754409 (1998-05-01), Smith
patent: 5777844 (1998-07-01), Kiefer
patent: 5910010 (1999-06-01), Nishizawa et al.
patent: 5933343 (1999-08-01), Lu et al.
patent: 5950066 (1999-09-01), Hanson et al.
patent: 5969945 (1999-10-01), Cutting et al.
patent: 5986887 (1999-11-01), Smith et al.
patent: 6075701 (2000-06-01), Ali et al.
patent: 6129260 (2000-10-01), Andrus et al.
patent: 6165612 (2000-12-01), Misra
patent: 6197859 (2001-03-01), Green et al.
patent: 6208031 (2001-03-01), Fraivillig
patent: 6222437 (2001-04-01), Soto et al.
patent: 6275111 (2001-08-01), Seely et al.
patent: 6339120 (2002-01-01), Misra et al.
patent: 6359515 (2002-03-01), Buer
patent: 6362689 (2002-03-01), Buer
patent: 6388528 (2002-05-01), Buer et al.
patent: 6399209 (2002-06-01), Misra et al.
patent: 6462412 (2002-10-01), Kamei et al.
patent: 6490162 (2002-12-01), Siu
patent: 6519156 (2003-02-01), Scafidi
patent: 6578260 (2003-06-01), Dixon et al.
patent: 6691239 (2004-02-01), Rose
patent: 6831835 (2004-12-01), Soto
patent: 2001/0008306 (2001-07-01), Kamei et al.
patent: 2002/0030973 (2002-03-01), Scafidi
patent: 2002/0080586 (2002-06-01), Siu
patent: 191329274 (1915-02-01), None
Derman, Glenda, “Density forces a bend in contacts” pp. 1-10, Electronic Engineering Times, Dec. 1997, Issue 984, p. 105.
Chichilli, Deepak, et al. “Investigation of the bond strength of polyimide adhesive” Technical Division/Engineering and Fabrication Dept. Jan. 1998, pp. 1-7.
The Berquist Company, “Thermal Clad Selection Guide” Jan. 2002, pp. 1-29.
de Sorgo, Miksa, “A thermal comparison of power device mounting technlogies” Power Site, Automated Power Semiconductor Attachment, Chromerics Div., Parker Hannifan Corporation, Dec. 2000, pp. 1-7.
Duggan Michael R.
Lopes Nazario
Ault Incorporated
Goldstein Mark A.
Gunther John E.
Pert Evan
Sandvik Benjamin P.
LandOfFree
Multi-layer FET array and method of fabricating does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-layer FET array and method of fabricating, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-layer FET array and method of fabricating will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3744469