Multi-entry fully associative transition cache

Details Multi-entry fully associative transition cache Multi-entry fully associative transition cache

1996-12-09

1999-12-07

Chan, Eddie P.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

G06F 1314

Patent

active

060000112

ABSTRACT:
A method and apparatus for handling commands and data associated therewith includes a data buffer and a command directory. The command directory receives and stores a command from at least one command source, and freely allocates an unused portion of the data buffer to the command. The data buffer stores the data associated with the command in the allocated portion of the data buffer. Based on status information also stored by the command directory with respect to each command, routing logic in the command directory, corresponding to each command sink, identifies which commands stored in the command buffer to route to the command sink, and routes the identified commands to the command sink. The routing logic also determines a priority of the identified commands and routes the identified commands in order of priority. The command directory also uses the status information to track the processing of commands.

REFERENCES:
patent: 4156906 (1979-05-01), Ryan
patent: 4217640 (1980-08-01), Porter et al.
patent: 4225922 (1980-09-01), Porter
patent: 4245303 (1981-01-01), Durvasula et al.
patent: 4313158 (1982-01-01), Porter et al.
patent: 4354232 (1982-10-01), Ryan et al.
patent: 4425615 (1984-01-01), Swenson et al.
patent: 5023776 (1991-06-01), Gregor
patent: 5233702 (1993-08-01), Emma et al
patent: 5357617 (1994-10-01), Davis et al.
patent: 5375223 (1994-12-01), Meyers et al.
patent: 5423016 (1995-06-01), Tsuchiya et al.
patent: 5539895 (1996-07-01), Bishop et al.
patent: 5592634 (1997-01-01), Circello et al.
patent: 5630075 (1997-05-01), Joshi et al.
patent: 5642494 (1997-06-01), Wang et al.
patent: 5644752 (1997-07-01), Cohen et al.
patent: 5652859 (1997-07-01), Mulla
patent: 5657480 (1997-08-01), Jacobson
patent: 5680573 (1997-10-01), Rubin et al.
patent: 5696936 (1997-12-01), Church et al.
patent: 5701503 (1997-12-01), Singh et al.
patent: 5727203 (1998-03-01), Hapner et al.
Israel, Paul et al, 1995 Electronic Engineering Times (Jun. 19), pp. 78-80, "Chip Set Aims To Speed Secondary Cache--Parallelism Enhances Level 2 Cache Runs".
Jouppi, Norman P., 17th Annual International Symposium on Computer Architecture (May 28-31, 1990), pp. 364-373, "Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers".
Stiliadis, Dimitrios et al, IEEE Proceedings of the 27th Annual Hawaii International Conference on System Sciences (1994), pp. 412-421, "Selective Victim Caching: A Method to Improve the Performance of Direct-Mapped Caches".
Stiliadis, Dimitrios et al, IEEE Transactions on Computers, vol. 46, No. 5 (May 1997), pp. 603-610, "Selective Victim Caching: A Method to Improve the Performance of Direct-Mapped Caches".
U.S. application, Ser. No. 08/761,380, filed Dec. 9, 1996, entitled "Method and Apparatus for Prioritizing and Routing Commands from a Command Source to a Command Sink" by Donald L. Freerksen et al.
U.S. application, Ser. No. 08/761,379, filed Dec. 9, 1996, entitled "Method and Apparatus for Tracking Processing of a Command" by Donald L. Freerksen et al.
Song, Peter; Microprocessor Report, vol. 11, No. 9, Jul. 14, 1997, pp. 13-18, "Multithreading Comes of Age".

Affiliated with

Also associated with

Rating

Multi-entry fully associative transition cache does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-entry fully associative transition cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-entry fully associative transition cache will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-836566