Multi-cycle I/O ASIC communication system having an arbiter circ

Details Multi-cycle I/O ASIC communication system having an arbiter circ Multi-cycle I/O ASIC communication system having an arbiter circ

1998-03-19

2000-08-29

Lee, Thomas C.

Electrical computers and digital data processing systems: input/

Input/output data processing

Peripheral monitoring

710 19, 710104, 710105, G06F 1300

Patent

active

061122580

ABSTRACT:
An arbiter circuit is employed to isolate a processor from a plurality of Input/Output Application Specific Integrated Circuits ("I/O ASICs"). The processor is coupled to the arbiter through a control bus, an address bus and a data bus. The arbiter is coupled to the I/O ASICs through an extension of the control bus and a combined address/data bus. The arbiter manages control of the control bus extension and address/data bus to enable contemporaneous transmission ("broadcast") of messages to the I/O ASICs, and enable the processor to access the I/O ASICs. Only one of the I/O ASICs is granted control of the control bus extension and address/data bus at any point in time. The processor may also be granted sole control of the control bus extension and address/data bus.

REFERENCES:
patent: 5175820 (1992-12-01), Gephardt
patent: 5278829 (1994-01-01), Dunlap
patent: 5392422 (1995-02-01), Hoel et al.
patent: 5491796 (1996-02-01), Wanderer et al.
patent: 5619722 (1997-04-01), Lovrenich
patent: 5668952 (1997-09-01), Slane
patent: 5732280 (1998-03-01), Bealkowski et al.
patent: 5829033 (1998-10-01), Hagersten et al.
patent: 5838931 (1998-11-01), Regenold et al.
patent: 5862375 (1999-01-01), Gephardt
patent: 5890217 (1999-03-01), Kabemoto et al.
patent: 5898886 (1999-04-01), Hewitt
patent: 5940596 (1999-08-01), Rajan et al.
patent: 5987571 (1999-11-01), Shibata et al.
Motorola MPC860 PowerQuicc User's Manual, 1996.

Affiliated with

Also associated with

Rating

Multi-cycle I/O ASIC communication system having an arbiter circ does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-cycle I/O ASIC communication system having an arbiter circ, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-cycle I/O ASIC communication system having an arbiter circ will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1259509