Electrical computers and digital data processing systems: input/ – Access locking
Reexamination Certificate
2006-04-04
2008-12-30
Rinehart, Mark (Department: 2111)
Electrical computers and digital data processing systems: input/
Access locking
C710S108000, C710S312000
Reexamination Certificate
active
07472212
ABSTRACT:
A multi CPU system is capable of performing exclusive control of a plurality of CPUs accessing to the same resource by a hardware without depending on an OS. The plurality of CPUs are connected with the same system bus. A plurality of circuits one-to-one correspond to each of the plurality of CPUs and comprise respective semaphore acquisition registers. Each of the CPUs in accessing to the resource is controlled, based on the value written in the semaphore acquisition register of the corresponding circuit, the presence or absence of the priority in the semaphore control, and a semaphore signal received from the another circuit.
REFERENCES:
patent: 4419724 (1983-12-01), Branigin et al.
patent: 4636942 (1987-01-01), Chen et al.
patent: 4754398 (1988-06-01), Pribnow
patent: 4805098 (1989-02-01), Mills et al.
patent: 5050072 (1991-09-01), Earnshaw et al.
patent: 5167022 (1992-11-01), Bahr et al.
patent: 5175829 (1992-12-01), Stumpf et al.
patent: 5353414 (1994-10-01), Iida et al.
patent: 5394551 (1995-02-01), Holt et al.
patent: 5469575 (1995-11-01), Madduri
patent: 5581782 (1996-12-01), Sarangdhar et al.
patent: 5774731 (1998-06-01), Higuchi et al.
patent: 6549961 (2003-04-01), Kloth
patent: 6839811 (2005-01-01), Fujiyama
patent: 7315913 (2008-01-01), Takizawa
patent: 05-020279 (1993-01-01), None
Birrell et al. Synchronization Primitives for a Multiprocessor: A Formal Specification. Digital Equipment Corporation, Systems Research Center. ACM 089791-242-X/87/0011/0094 1987.
Molesky et al. Predictable Synchronization Mechanisms for Multiprocessor Real-Time Systems. The Journal of Real-Time Systems, 2, 163-180. 1990.
Lortz et al. Semaphore Queue Priority Assignment for Real-Time Multiprocessor Synchronization. IEEE Transactions On Software Engineering. vol. 21, No. 10, Oct. 1995.
Canon Kabushiki Kaisha
Rinehart Mark
Rossi Kimms & McDowell LLP
Spittle Matthew D
LandOfFree
Multi CPU system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi CPU system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi CPU system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4020750