Multi-core chip providing external core access with regular oper

Details Multi-core chip providing external core access with regular oper Multi-core chip providing external core access with regular oper

1998-03-05

2000-09-05

Lee, Thomas C.

Electrical computers and digital data processing systems: input/

Input/output data processing

Peripheral adapting

710 20, 710 62, 714 30, 714726, 714727, 714733, 714734, G06F 1300, G06F 1100, G01R 3128

Patent

active

061157635

ABSTRACT:
A data processing system, integrated circuit device, program product, and method thereof utilize a service interface to provide external access to a plurality of cores integrated into an integrated circuit device. The service interface, which may be utilized to perform external data transfer through a service access port in connection with a predetermined service operation, is separate from any function interface that is utilized during regular operation of the device. The service interface includes a plurality of core interface units integrated with selected cores on the device and coupled to the service access port through a master interface unit that is configured to request at least one of the core interface units to initiate execution of a predetermined service operation. As such, a multitude of service operations may be initiated in any number of the cores through a common service access port without occupying a large number of I/O pins and without necessitating interruption of the regular operation of the device.

REFERENCES:
patent: 4639919 (1987-01-01), Chang et al.
patent: 5640337 (1997-06-01), Huang et al.
patent: 5668817 (1997-09-01), Adham
patent: 5724502 (1998-03-01), Cherichetti et al.
patent: 5768152 (1998-06-01), Battaline et al.
patent: 5809036 (1998-09-01), Champlin
patent: 5848264 (1998-12-01), Baird et al.
patent: 5862152 (1999-01-01), Handly et al.
patent: 5969538 (1999-10-01), Whetsel
patent: 5974578 (1999-10-01), Mizokawa et al.
patent: 5991898 (1999-11-01), Rajski et al.
patent: 6000051 (1999-12-01), Nadeau-Dostie et al.
Chandramouu, R. et al., "Testing systems on a chip", IEEE Spectrum, (Nov., 1996), pp. 42-47.
Day, L.L. et al., "Micro Token Ring", IBM.RTM. Technical Disclosure Bulletin, vol. 37, No. 9, (Sep., 1994), pp. 485-486.
Whetsel, Lee, Built-in Self-Test (BIST) Using Boundary Scan, Texas Instruments Incorporated, SCTA043A, (Dec. 1996).
Whetsel, Lee, Hierarchically Accessing 1149.1 Applications in a System Environment, Texas Instruments Incorporated, SCTA033, Proceedings of International Test Conference, Baltimore, MD (Oct. 17-21, 1993), IEEE reprinted with permission (1993), pp. 1-12.
Texas Instrument Incorporated, 'ABT8996 Addressable Scan Port (ASP) Product Literature, (1996).
Texas Instruments Incorporated, IEEE1149.1 (JTAG) Boundary-Scan Logic Products Literature, SCTB042, (1996).
Texas Instruments Incorporated, SN54ABT8996, SN74ABT8996 10-Bit Addressable Scan Ports Multidrop-Addressable IEEE STD 1149.1 (JTAG) TAP Transceivers Product Information, SCBS489B--Aug. 1994 (Rev. Dec. 1996), pp. 1-40.
Texas Intruments Incorporated, Data Formats, http://www.ti.com/sc/docs/jtag/format.htm (downloaded Nov. 21, 1997).
Texas Instruments Incorporated, IEEE Std 1149.1 (JTAG) Testability Primer, Semiconductor Group (1997).

Affiliated with

Also associated with

Rating

Multi-core chip providing external core access with regular oper does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-core chip providing external core access with regular oper, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-core chip providing external core access with regular oper will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2223247