Multi-bit data memory system and read operation

Details Multi-bit data memory system and read operation Multi-bit data memory system and read operation

2011-03-01

2011-03-01

Yoha, Connie C (Department: 2827)

Static information storage and retrieval

Floating gate

Multiple values

C365S185330, C365S185170

Reexamination Certificate

active

07898853

ABSTRACT:
Provided is a read operation for a N-bit data non-volatile memory system. The method includes determining in relation to data states of adjacent memory cells associated with a selected memory cell in the plurality of memory cells whether read data obtained from the selected memory cell requires compensation, and if the read data requires compensation, replacing the read data with compensated read data.

REFERENCES:
patent: 5867429 (1999-02-01), Chen et al.
patent: 5923587 (1999-07-01), Choi
patent: 6075734 (2000-06-01), Jang
patent: 6122188 (2000-09-01), Kim et al.
patent: 6522580 (2003-02-01), Chen et al.
patent: 7289344 (2007-10-01), Chen
patent: 7412575 (2008-08-01), Park et al.
patent: 2008/0120526 (2008-05-01), Eguchi et al.
patent: 2003249085 (2003-09-01), None
patent: 1020070007283 (2007-01-01), None
patent: 100683858 (2007-02-01), None

Affiliated with

Also associated with

Rating

Multi-bit data memory system and read operation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-bit data memory system and read operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-bit data memory system and read operation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2627194