Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate
2001-02-21
2003-07-01
Bragdon, Reginald G. (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
C711S171000, C711S172000
Reexamination Certificate
active
06587936
ABSTRACT:
The present invention is related to a method and apparatus for accessing a multi-bank memory and in particular to a method and apparatus which can increase effective bandwidth of such access.
BACKGROUND INFORMATION
A number of techniques have been used or proposed in connection with multi-bank memory systems for providing high bandwidth access. In one technique, if there are, e.g., two banks, it can be advantageous to configure the system such that while a row or page of data is being read-out from one of the banks, a page-opening procedure (for the data which is to be readout from the next bank) is being performed on the second bank. Ideally, by the time data readout from the first bank is complete, the second bank has completed its page-opening procedures and data-readout from the second bank can begin immediately (i.e., in the next clock cycle, following the clock cycle in which the last data was read-out from the first bank). Such techniques can be especially useful when multiple rows or pages of data are commonly read-out from alternative banks. One example of the situation is when a multi-bank memory is used for first-in-first-out (FIFO) storage or buffering of data packets or frames in a network or telecommunication system. It is common, in these situations, for the frame length to exceed a single page width and accordingly, it is common for data to be stored into, and read-out from, pages of alternating banks of the memory.
In an ideal situation, if the “effective bandwidth” is expressed as the number of words read-out from the memory (over an extended period of time) divided by the number of clock cycles occupied by such read-out, in an ideal situation, the bandwidth would be 1.0. In other words, in an ideal situation, one word is read-out for every clock cycle, over an extended period of time. In practice, it has been found that the effective bandwidth for multi-bank memories is typically somewhat less than ideal. Accordingly, it would be useful to provide a system method and apparatus which can increase the effective bandwidth of a multi-bank memory system.
SUMMARY OF THE INVENTION
The present invention includes a recognition of the existence, nature, significance and/or consequences of problems in previous approaches, including as described herein. When frames or other blocks of data are stored into pages of memory, situations may arise in which the number of words in the frame is not an integral multiple of the number of words in a page. Accordingly, the last page in the memory used for storing the last portion of the frame may be less than full. As one (simplified) example, if a fame contains 25 words and a page has a width of 8 words, the frame can be stored in 4 pages (3 pages of 8 words each and a final page containing a single word). As described above, in at least some systems, while data is being read-out from a page in a first bank of memory, page-opening procedures are being performed in the second bank, for the next page which is to be read-out. In the present example, if page-opening procedures require two (or more) clock cycles, there will be insufficient time to complete page-opening procedures (for the next bank) during the time that the single word stored in the last page (for the 25-word frame) is performed. If only one clock cycle is needed for reading out the single word from the last page of the 25-word frame, two-clock-cycle page-opening procedures for opening the first page of whatever data is to be read-out next (i.e., after the 25 word frame has been read-out) will not be complete and there will be at least one clock cycle (referred to as “dead time”) during which no data is read-out (i.e., the second clock cycle required to complete page-opening procedures for the next read-out). Any occurrence of such “dead time” cycles will reduce the long-term effective bandwidth to a less-than-ideal value.
According to one embodiment of the invention, data is stored into pages of memory in a multi-bank memory in such a way as to avoid such dead time during subsequent read-out. According to one embodiment, when it is determined that storage of a block of data in the traditional manner will result in a page which stores a number of words, in one of the pages, which is smaller than the number of clock cycles required to open a page, the words of the frame or block will instead be stored in a non-traditional manner so as to increase the number of words in the last page or pages, preferably such that all pages used for storing the frame have a number of words equal to or greater than the number of clock cycles required for page-opening processes. As one example, if 8-word pages are to be used for storing a 25-word frame, and if page-opening requires two clock cycles, then the 25 words can be stored in a total of 4 pages: 2 pages storing 8 words each, 1 page storing 7 words and a final page storing 2 words. Since the final page, in this example, stores 2 words, it is possible to complete page-opening processes for whichever page is to be read-out after the 25 page frame, during the time that the 2 words in the final page are read-out.
For purposes of explanation, the process of reducing the number of words stored in one page so that the number of words stored in a different page can be increased, is referred to herein as “borrowing” one or more words from the page in which the number of words is decreased.
At least some aspects of the present invention can be advantageously used regardless of the number of words in a page or the number of clock cycles needed for page-opening (if, in a two-bank example, the number of the required clock cycles does not exceed the number of words in a page). In general, the present invention is capable of eliminating all dead time caused by pages with fewer words than the number of cycles needed for page-opening if the number of “extra” words in a frame in excess of a multiple of the word width (i.e., the frame length modulo the page width) plus the page width is greater than or equal to twice the number of clock cycles required for page-opening.
In one aspect, data is stored in a memory in a manner which eliminates dead time which occurs when the number of words in a page which are read-out are insufficient to provide enough time for simultaneously opening the next page. If the length of a frame being stored in memory is not an exact integral multiple of words in a page, a penultimate (or earlier) page is written with fewer words than the page can hold. This allows additional words to be placed into the last page, sufficient to provide every page used for storing a frame at least a number of words equal to the number of clock cycles needed for opening a next page.
REFERENCES:
patent: 4281398 (1981-07-01), McKenny et al.
patent: 4831594 (1989-05-01), Khosrovi et al.
patent: 4893278 (1990-01-01), Ito
patent: 5265236 (1993-11-01), Mehring et al.
patent: 5291443 (1994-03-01), Lim
patent: 5305280 (1994-04-01), Hayano
patent: 5406526 (1995-04-01), Sugibayashi et al.
patent: 5588130 (1996-12-01), Fujishima et al.
patent: 5619473 (1997-04-01), Hotta
patent: 5619500 (1997-04-01), Hiekali
patent: 5623635 (1997-04-01), Chen et al.
patent: 5634046 (1997-05-01), Chatterjee et al.
patent: 5640597 (1997-06-01), Noguchi et al.
patent: 5650972 (1997-07-01), Tomishima et al.
patent: 5680570 (1997-10-01), Rantala et al.
patent: 5748633 (1998-05-01), Lawler et al.
patent: 5787255 (1998-07-01), Parlan et al.
patent: 5802002 (1998-09-01), Ienaga
patent: 5805590 (1998-09-01), Gillard et al.
patent: 5841580 (1998-11-01), Farmwald et al.
patent: 5991851 (1999-11-01), Alwais et al.
patent: 6002623 (1999-12-01), Stave et al.
patent: 6078532 (2000-06-01), Rivers et al.
patent: 6201729 (2001-03-01), Rivers
patent: 6282706 (2001-08-01), Chauvel et al.
“16Mbit Enhanced SDRAM Family 4Mx4, 2Mx8 1Mx16 Preliminary”, copyright 1998, Enhanced Memory Systems Inc, pp. 1-9.
“FM1608 64Kb Bytewide FRAM Memory”, Jan. 6, 1999, Ramtron International Corporation, pp. 1-12.
Emery Scott A.
Rivers James P.
Bragdon Reginald G.
Cisco Technology Inc.
Hickman Palermo Troung & Becker LLP
Inoa Midys
LandOfFree
Multi-bank memory access method and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-bank memory access method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-bank memory access method and apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3075590