Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
2011-03-08
2011-03-08
Wojciechowicz, Edward (Department: 2895)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
C438S197000, C438S300000, C438S302000, C438S479000, C257S401000
Reexamination Certificate
active
07902000
ABSTRACT:
The present invention provides a semiconductor device that includes at least one semiconductor Fin structure atop the surface of a substrate; the semiconducting fin structure including a channel of a first conductivity type and source/drain regions of a second conductivity type, the source/drain regions present at each end of the semiconductor fin structure; a gate structure immediately adjacent to the semiconductor fin structure, a dielectric spacer abutting each sidewall of the gate structure wherein the each end of the fin structure extends a dimension that is less than about ¼ a length of the Si-containing fin structure from a sidewall of the dielectric spacer; and a semiconductor region to the each end of the semiconductor fin structure, wherein the semiconductor region to the each end of the semiconductor fin structure is separated from the gate structure by the dielectric spacer.
REFERENCES:
patent: 4396252 (1983-08-01), Turner
patent: 4984043 (1991-01-01), Vinal
patent: 4990974 (1991-02-01), Vinal
patent: 5055026 (1991-10-01), Gordon
patent: 5216266 (1993-06-01), Ozaki
patent: 6265291 (2001-07-01), Yu et al.
patent: 6351841 (2002-02-01), Tickle
patent: 6525403 (2003-02-01), Inaba et al.
patent: 6580137 (2003-06-01), Parke
patent: 6756612 (2004-06-01), Nemati et al.
patent: 6774437 (2004-08-01), Bryant et al.
patent: 6787402 (2004-09-01), Yu
patent: 6831310 (2004-12-01), Mathew et al.
patent: 6853020 (2005-02-01), Yu et al.
patent: 6872602 (2005-03-01), Nemati et al.
patent: 6919647 (2005-07-01), Hackler, Sr. et al.
patent: 6921982 (2005-07-01), Joshi et al.
patent: 6924560 (2005-08-01), Wang et al.
patent: 6924561 (2005-08-01), Hill et al.
patent: 6980457 (2005-12-01), Horch et al.
patent: 7026199 (2006-04-01), Lee
patent: 7029958 (2006-04-01), Tabery et al.
patent: 7030425 (2006-04-01), Horch et al.
patent: 7060539 (2006-06-01), Chidambarrao et al.
patent: 7071052 (2006-07-01), Yeo et al.
patent: 7074623 (2006-07-01), Lochtefeld et al.
patent: 7074660 (2006-07-01), Manger
patent: 7087499 (2006-08-01), Rankin et al.
patent: 7092677 (2006-08-01), Zhang et al.
patent: 7098502 (2006-08-01), Mathew et al.
patent: 7098755 (2006-08-01), Zhao et al.
patent: 7109516 (2006-09-01), Langdo et al.
patent: 7148526 (2006-12-01), An et al.
patent: 7163851 (2007-01-01), Abadeer et al.
patent: 2004/0157353 (2004-08-01), Ouyang et al.
patent: 2008/0261363 (2008-10-01), Furukawa et al.
Anderson Brent A.
Bryant Andres
Nowak Edward J.
Canale Anthony J.
International Business Machines - Corporation
Scully , Scott, Murphy & Presser, P.C.
Wojciechowicz Edward
LandOfFree
MugFET with stub source and drain regions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MugFET with stub source and drain regions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MugFET with stub source and drain regions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2717593