Static information storage and retrieval – Systems using particular element – Magnetic thin film
Reexamination Certificate
2000-08-28
2001-08-07
Nelms, David (Department: 2818)
Static information storage and retrieval
Systems using particular element
Magnetic thin film
C365S158000
Reexamination Certificate
active
06272041
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates in general to Magnetoresistive Random Access Memories (MRAMs), and more particularly to magnetic tunnel junction (MTJ) MRAM arrays and a specific architecture for connecting the arrays.
BACKGROUND OF THE INVENTION
The architecture for Magnetoresistive Random Access Memory (MRAM) is composed of a plurality or array of memory cells and a plurality of digit line and bit line intersections. The magnetoresistive memory cell generally used is composed of a magnetic tunnel junction (MTJ), an isolation transistor, and the intersection of digit and bit lines. The isolation transistor is generally a N-channel field effect transistor (FET). An interconnect stack connects the isolation transistor to the MTJ device, to the bit line, and to the digit line used to create part of the magnetic field for programming the MRAM cell.
MTJ memory cells generally include a non-magnetic conductor forming a lower electrical contact, a pinned magnetic layer, a tunnel barrier layer positioned on the pinned layer, and a free magnetic layer positioned on the tunnel barrier layer with an upper contact on the free magnetic layer.
The pinned layer of magnetic material has a magnetic vector that is always pointed in the same direction. The magnetic vector of the free layer is free, but constrained by the physical size of the layer, to point in either of two directions. An MTJ cell is used by connecting it in a circuit such that electricity flows vertically through the cell from one of the layers to the other. The MTJ cell can be electrically represented as a resistor and the size of the resistance depends upon the orientation of the magnetic vectors. As is understood by those skilled in the art, the MTJ cell has a relatively high resistance when the magnetic vectors are misaligned (point in opposite directions) and a relatively low resistance when the magnetic vectors are aligned.
It is of course desirable to have the low resistance (aligned vectors) as low as possible, and the high resistance (misaligned vectors) much higher than the low resistance so that the change can be easily detected in associated electronic circuitry. The difference between the high and low resistance is generally referred to as the magnetic ratio (MR) with the difference generally being expressed in a percent (%), hereinafter the MR%.
Additional information as to the fabrication and operation of MTJ memory cells can be found in U.S. Pat. No. 5,702,831, entitled “Multi-Layer Magnetic Tunneling Junction Memory Cells”, issued Mar. 31, 1998, and incorporated herein by reference.
A bit line is generally associated with each column of an array of MTJ cells and a digit line is associated with each row of the array. The bit lines and digit lines are used to address individual cells in the array for both reading and programming or storing information in the array. Programming of a selected cell is accomplished by passing predetermined currents through the digit and bit lines intersecting at the selected cell. Several problems are prevalent in the standard memory architecture, including high programming or read currents, insufficient spacing between cells during programming, difficulty in sensing resistance changes because of long and/or high resistance bit and digit lines, and poor speed (generally in reading stored data).
Thus, it is desirable to provide architectures for MRAM memories that overcome some or all of these problems.
REFERENCES:
patent: 5852574 (1998-12-01), Naji
Koch William E.
Motorola Inc.
Nelms David
Tran M.
LandOfFree
MTJ MRAM parallel-parallel architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MTJ MRAM parallel-parallel architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MTJ MRAM parallel-parallel architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2443631