MRAM sense layer isolation

Details MRAM sense layer isolation MRAM sense layer isolation

2006-01-24

2006-01-24

Whitehead, Jr., Carl (Department: 2813)

Active solid-state devices (e.g., transistors, solid-state diode

Responsive to non-electrical signal

Magnetic field

Reexamination Certificate

active

06989576

ABSTRACT:
A process for forming an MRAM element. The process comprises patterning a globally deposited sense layer and then forming a spacer about the patterned sense layer so as to cover the lateral edges of the patterned sense layer. Subsequently, a globally deposited tunnel layer and fixed layer are patterned so as to define the MRAM element. Preferably, the pinned layer is patterned such that the outer lateral edges of the pinned layer is displaced in a direction parallel to the substrate from the lateral edges of the patterned sensed layer thereby reducing coupling effects between the two layers. Moreover, the use of a spacer during the process further inhibits shorting between the sense layer and the pinned layer during patterning of the pinned layer.

REFERENCES:
patent: 3553660 (1971-01-01), Wolf
patent: 3623032 (1971-11-01), Schapira
patent: 3623035 (1971-11-01), Kobayashi et al.
patent: 3816909 (1974-06-01), Maeda et al.
patent: 3947831 (1976-03-01), Kobayashi et al.
patent: 4044330 (1977-08-01), Johnson et al.
patent: 4060794 (1977-11-01), Feldman et al.
patent: 4065742 (1977-12-01), Kendall et al.
patent: 4158891 (1979-06-01), Fisher
patent: 4455626 (1984-06-01), Lutes
patent: 4666554 (1987-05-01), De Wilde et al.
patent: 4731757 (1988-03-01), Daughton et al.
patent: 4780848 (1988-10-01), Daughton et al.
patent: 4801883 (1989-01-01), Muller et al.
patent: 4849695 (1989-07-01), Muller et al.
patent: 4897288 (1990-01-01), Jenson
patent: 4918655 (1990-04-01), Daughton
patent: 4945397 (1990-07-01), Schuetz
patent: 5039655 (1991-08-01), Pisharody
patent: 5060193 (1991-10-01), Daughton et al.
patent: 5064499 (1991-11-01), Fryer
patent: 5140549 (1992-08-01), Fryer
patent: 5424236 (1995-06-01), Daughton et al.
patent: 5496759 (1996-03-01), Yue et al.
patent: 5547599 (1996-08-01), Wolfrey et al.
patent: 5569617 (1996-10-01), Yeh et al.
patent: 5587943 (1996-12-01), Torok et al.
patent: 5650958 (1997-07-01), Gallagher et al.
patent: 5701222 (1997-12-01), Gill et al.
patent: 5726498 (1998-03-01), Licata et al.
patent: 5741435 (1998-04-01), Beetz, Jr. et al.
patent: 5756366 (1998-05-01), Berg et al.
patent: 5795823 (1998-08-01), Avanzino et al.
patent: 5861328 (1999-01-01), Tehrani et al.
patent: 5926394 (1999-07-01), Nguyen et al.
patent: 5956267 (1999-09-01), Hurst et al.
patent: 5982658 (1999-11-01), Berg et al.
patent: 6028786 (2000-02-01), Nishimura
patent: 6048739 (2000-04-01), Hurst et al.
patent: 6136705 (2000-10-01), Blair
patent: 6153443 (2000-11-01), Durlam et al.
patent: 6174737 (2001-01-01), Durlam et al.
patent: 6211559 (2001-04-01), Zhu et al.
patent: 6218302 (2001-04-01), Braeckelmann et al.
patent: 6233172 (2001-05-01), Chen et al.
patent: 6242770 (2001-06-01), Bronner et al.
patent: 6325900 (2001-12-01), Komuro et al.
patent: 6338899 (2002-01-01), Fukuzawa et al.
patent: 6358756 (2002-03-01), Sandhu et al.
patent: 6379978 (2002-04-01), Goebel et al.
patent: 6391658 (2002-05-01), Gates et al.
patent: 6392922 (2002-05-01), Liu et al.
patent: 6440753 (2002-08-01), Ning et al.
patent: 6485989 (2002-11-01), Signorini
patent: 6555889 (2003-04-01), Hiramoto et al.
patent: 6624987 (2003-09-01), Hayashi et al.
patent: 6627913 (2003-09-01), Chen
patent: 2002/0041514 (2002-04-01), Scheler et al.
patent: 198 36 567 (2000-02-01), None
patent: 0 271 017 (1988-06-01), None
patent: 0 271 017 (1988-06-01), None
patent: 0 450 911 (1991-10-01), None
patent: 0 450 911 (1991-10-01), None
patent: 0 776 011 (1997-05-01), None
patent: 2000-30222 (2000-01-01), None
patent: WO 98/20496 (1998-05-01), None
patent: WO 00/19440 (2000-04-01), None
Honeywell Brochure entitled Pohm et al., “The Architecture of a High Performace Mass Store with GMR Memory Cells,”Nonvolatile Electronics, pp. 1-3.
Pohm et al., “Experimental and Analytical Properties of 0.2 Micron Wide, Multi-Layer, GmR, Memory Elements,”IEEE Transactions on Magnetics, vol. 32, No. 5, Sep. 1996, pp. 4645-4647.
Prinz, Gary, “Magnetoelectronics,”Science, vol. 282, Nov. 27, 1998, pp. 1660-1663.
Wang, Zhi G. et al., “Feasibility of Ultra-Dense Spin-Tunneling Random Access Memory,”IEEE Transactions on Magnetics, vol. 33, No. 6, Nov. 1997, pp. 4498-4512.
Razavi et al., “Design Techniques for High-Speed, High-Resolution Comparators,”IEEE Journal of Solid State Circuit, vol. 27, No. 12, Dec. 1992.

Affiliated with

Also associated with

Rating

MRAM sense layer isolation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with MRAM sense layer isolation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MRAM sense layer isolation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3595225