MRAM memory cell

Details MRAM memory cell MRAM memory cell

2001-07-18

2002-07-23

Phan, Trong (Department: 2818)

Static information storage and retrieval

Systems using particular element

Magnetoresistive

Reexamination Certificate

active

06424563

ABSTRACT:

BACKGROUND OF THE INVENTION
Field of the Invention
The present invention relates to an MRAM (Magneto-Resistive Random Access Memory) memory cell that includes a magnetoresistive resistor and a switching transistor. The magnetoresistive resistor is located between two interconnects that cross essentially perpendicularly, one interconnect of which runs in a topmost metallization plane. The source or drain, gate, and drain or source of the switching transistor are connected by interconnects in a zeroth, first, and second metallization plane, respectively. The source or drain is connected to a bit line of a memory cell array, which bit line runs in the zeroth metallization plane. The gate is connected via a word line and a stitch contact to the interconnect of the first metallization plane of the memory cell array.
MRAM memory cells are ideally embodied without any switching elements, that is to say purely as a resistor matrix in which the individual memory cells are embodied at crossover points between word lines and bit lines. In this case each memory cell includes a layer made of a hard-magnetic material, an insulating layer made, for example, of a tunnel oxide, and a soft-magnetic material. An MRAM constructed in this way is distinguished by an extremely simple structure. However, it has the disadvantage that non-negligible parasitic currents flow away in the individual memory cell arrays via the memory cells that are not addressed, specifically in the event of reading.
For this reason, for MRAMs, structures are currently being proposed, inter alia, which are based on a DRAM (Dynamic Random Access Memory) and in which switching or selection elements, such as transistors and diodes for example, are employed.
FIG. 4
illustrates a conventional MRAM cell, in which a magnetoresistive or TMR element
1
is configured between two metallization planes M
3
and M
2
. The metallization plane M
2
is connected to the source or the drain of a MOS field-effect switching transistor
2
which is provided in a semiconductor body and whose drain or source is connected to a bit line BL in a metallization plane M
0
. A gate conductor GC is connected to a word line WL, this preferably being done by means of a so-called stitch contact
3
to the metallization plane M
1
. In this case, the metallization planes M
0
to M
3
are configured in order above the gate conductor GC, with the result that, proceeding from the semiconductor body, the gate conductor and the metallization planes form a row GC, M
0
, M
1
, M
2
and M
3
.
In an MRAM memory cell constructed in this way, the metallization plane M
1
serves for reducing the resistance of the word line WL, which is in each case connected to the interconnect in the metallization plane M
1
via the individual stitch contacts
3
. The gate conductor GC of the switching transistor
2
is preferably made of doped polycrystalline silicon and extends as far as the stitch contact
3
.
In order to write to the conventional memory cell shown in
FIG. 4
, a current of the order of magnitude of about 1 to 2 mA is required to be provided in the interconnects of the metallization planes M
2
and M
3
. If these currents generate a unidirectional magnetic field in the magnetoresistive resistor
1
, then this magnetic field determines the direction of polarization in the soft-magnetic layer, which may then be parallel or antiparallel with respect to the direction of polarization in the hard-magnetic layer. A high value of resistance is present in the case of antiparallel polarization, while parallel polarization leads to a lower value of resistance. During such a write operation, the voltage across the magnetoresistive resistor must not exceed about 0.5 V, since otherwise the insulating layer, and with it the memory cell, would be destroyed.
In order to read from the memory cell, a voltage of about 0.5 V is applied to the interconnect of the metallization plane M
3
and the current flowing through the magnetoresistive resistor
1
is measured via the switching transistor
2
, which is then in the on state. This current—depending on the value of resistance and thus the directions of magnetization in the soft-magnetic layer and in the hard-magnetic layer—can assume a high or low value. This measurement result is obtained on the bit line BL in the metallization plane M
0
.
The conventional MRAM memory cell illustrated in
FIG. 4
requires a total of four metallization planes for the bit line BL (M
0
), the word line and word line stitch (M
1
) and the two interconnects which cross and between which, at their crossover point, the magnetoresistive resistor
1
is located (M
2
and M
3
).
SUMMARY OF THE INVENTION
It is accordingly an object of the invention to provide an MRAM memory cell which overcomes the above-mentioned disadvantageous of the prior art apparatus and methods of this general type. In particular, it is an object of the invention to provide an MRAM memory cell which manages with fewer metallization planes and is thus structured significantly more simply than the existing MRAM memory cell.
With the foregoing and other objects in view there is provided, in accordance with the invention an MRAM memory cell that includes a zeroth metallization plane having an interconnect, a first metallization plane having an interconnect, and a second metallization plane having an interconnect. The second metallization plane forms a topmost metallization plane. The interconnect of the second metallization plane crosses the interconnect of the first metallization plane essentially perpendicularly. The MRAM memory cell also includes a bit line running in the zeroth metallization plane, a word line having a stitch contact connected to the interconnect of the first metalization plane, and a switching transistor having a gate connected to the interconnect of the first metalization plane by the word line and the stitch contact. The switching transistor has a source-drain path connected between the interconnect of the zeroth metallization plane and the interconnect of the second metallization plane. The source-drain path is connected to the bit line. The MRAM memory cell also includes a magnetoresistive resistor extending between the interconnect of the first metallization plane and the interconnect of the second metallization plane such that the interconnect of the first metallization plane is connected to the stitch contact of the word line and such that the magnetoresistive resistor can perform a dual function of a word line stitch and of a write line for the magnetoresistive resistor.
In accordance with an added feature of the invention, the stitch contact connects the gate of the switching transistor to the interconnect in the first metallization plane.
In accordance with an additional feature of the invention, a level shifter is provided for the gate of the switching transistor and the level shifter is located near the stitch contact.
In accordance with another feature of the invention, the level shifter is provided between the gate of the switching transistor and the stitch contact.
In the case of an MRAM memory cell of the type mentioned in the introduction, the objects are achieved in the inventive MRAM memory cell by virtue of the fact that the topmost metallization plane is the second metallization plane and the magnetoresistive resistor extends between the interconnects of the first and of the second metallization planes with the result that the interconnect of the first metallization plane is connected to the stitch contact of the word line and the magnetoresistive resistor and can thus fulfill a dual function of a word line stitch and of a write line for the magnetoresistive resistor.
The inventive MRAM memory cell is initially based on the insight that hitherto (cf.
FIG. 4
) the metallization plane M
2
is inherently utilized only during writing, but not during the reading of the magnetoresistive resistor
1
or the memory cell thereof. In order, then, to obviate the metallization plane M
2
which is required only during writing but not during reading, in the inven

Affiliated with

Also associated with

Rating

MRAM memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with MRAM memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MRAM memory cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2903830